{"id":"https://openalex.org/W7138913777","doi":"https://doi.org/10.1109/access.2026.3675354","title":"Accelerating Transistor Simulations With Self-Supervised Graph Attention Networks","display_name":"Accelerating Transistor Simulations With Self-Supervised Graph Attention Networks","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7138913777","doi":"https://doi.org/10.1109/access.2026.3675354"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3675354","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3675354","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3675354","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034714621","display_name":"Tarek Mohamed","orcid":"https://orcid.org/0009-0003-4704-9274"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Tarek Mohamed","raw_affiliation_strings":["Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5123207409","display_name":"Hussam Amrouch","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Semiconductor Test and Reliability (STAR), University of Stuttgart, Stuttgart, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034714621"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.85866109,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"43449","last_page":"43462"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8662999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8662999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.024900000542402267,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.022600000724196434,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6014999747276306},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5181999802589417},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.5088000297546387},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3666999936103821},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.35030001401901245},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.32179999351501465},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3215999901294708},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31619998812675476},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.3158000111579895}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7433000206947327},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6014999747276306},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5181999802589417},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.5088000297546387},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4163999855518341},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4074999988079071},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3666999936103821},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.35030001401901245},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.32179999351501465},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3215999901294708},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31619998812675476},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.3158000111579895},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3111000061035156},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.30410000681877136},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.30219998955726624},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.3003999888896942},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.2962000072002411},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2922999858856201},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2919999957084656},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.2831000089645386},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.2782000005245209},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.27720001339912415},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.2770000100135803},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2732999920845032},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.26660001277923584},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2660999894142151},{"id":"https://openalex.org/C175154964","wikidata":"https://www.wikidata.org/wiki/Q380077","display_name":"Task analysis","level":3,"score":0.2529999911785126},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25189998745918274},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.25099998712539673}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3675354","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3675354","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:af7578b3c79544cfaf6eecea665716ff","is_oa":true,"landing_page_url":"https://doaj.org/article/af7578b3c79544cfaf6eecea665716ff","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 43449-43462 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3675354","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3675354","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.590396523475647,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Technology":[0],"CAD":[1],"(TCAD)":[2],"tools":[3],"are":[4],"pivotal":[5],"for":[6,16,104],"transistor":[7,150,221],"modeling,":[8,107],"enabling":[9],"physics-based":[10],"simulations":[11,36,222],"with":[12,88],"high":[13,23],"accuracy":[14,40],"essential":[15],"developing":[17],"next-generation":[18],"technology":[19,225],"nodes.":[20],"However,":[21,72],"their":[22],"computational":[24],"cost":[25],"and":[26,69,81,96,123,161,190],"low":[27],"throughput":[28],"severely":[29],"constrain":[30],"large-scale":[31],"design-space":[32],"exploration.":[33],"Accelerating":[34],"TCAD":[35,58,105,211,220],"while":[37],"preserving":[38],"physical":[39],"has":[41],"therefore":[42],"become":[43,94],"a":[44,102,126,177,203],"central":[45],"research":[46],"objective.":[47],"A":[48],"promising":[49],"approach":[50],"involves":[51],"the":[52,110,215],"use":[53],"of":[54,57,185,194],"graph-based":[55],"representations":[56],"meshes":[59],"fed":[60],"into":[61],"graph":[62],"neural":[63],"networks":[64],"(GNNs),":[65],"which":[66,213],"offer":[67],"rapid":[68],"accurate":[70],"alternatives.":[71],"traditional":[73],"GNNs,":[74],"such":[75],"as":[76],"Graph":[77,82],"Convolutional":[78],"Networks":[79,84],"(GCNs)":[80],"Attention":[83],"(GATs)":[85],"often":[86],"falter":[87],"noisy":[89],"transistor-mesh":[90],"graphs,":[91],"where":[92],"embeddings":[93],"cluttered":[95],"complex.":[97],"In":[98],"thiswork,":[99],"we":[100],"propose":[101],"self-supervisedGNNframework":[103],"device":[106],"specifically":[108],"employing":[109],"Self-Supervised":[111],"GAT":[112],"(SuperGAT).We":[113],"demonstrate":[114],"that":[115,145],"self-supervised":[116,127],"GNN":[117,141],"models,":[118],"in":[119,202,223],"contrast":[120],"to":[121,130,210,217],"GCNs":[122],"GATs,":[124],"introduces":[125],"edge-prediction":[128],"task":[129],"distinguish":[131],"informative":[132],"from":[133],"redundant":[134],"topological":[135],"connections.":[136],"Our":[137,173],"evaluation":[138],"compares":[139],"various":[140],"aggregation":[142],"schemes":[143],"demonstrates":[144],"SuperGAT":[146,174],"successfully":[147],"reproduces":[148],"key":[149],"transfer":[151],"characteristics":[152,189],"drain":[153],"current\u2013gate":[154],"voltage":[155,163],"(Id\u2013Vg)":[156],"curves,":[157],"subthreshold":[158],"swing":[159],"(SS)":[160],"threshold":[162],"(Vth).":[164],"The":[165],"dataset":[166],"was":[167],"generated":[168],"using":[169],"14nm":[170],"FDSOI":[171],"transistors.":[172],"model":[175],"achieves":[176],"minimum":[178],"<italic":[179],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[180,182],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">R</i><sup":[181],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[183],"score":[184],"0.992":[186],"across":[187],"all":[188],"an":[191],"inference":[192],"time":[193],"only":[195],"0.007":[196],"134":[197],"sec":[198],"per":[199],"transistor,":[200],"resulting":[201],"speed-up":[204],"exceeding":[205],"100":[206],"000":[207],"x":[208],"compared":[209],"simulation,":[212],"underscore":[214],"capability":[216],"substantially":[218],"accelerate":[219],"advanced":[224],"development.":[226]},"counts_by_year":[],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2026-03-20T00:00:00"}