{"id":"https://openalex.org/W7134117651","doi":"https://doi.org/10.1109/access.2026.3671659","title":"P-Box: A RISC-V Packed-SIMD Approach of Accelerating Edge Workloads on Scalar Embedded Cores","display_name":"P-Box: A RISC-V Packed-SIMD Approach of Accelerating Edge Workloads on Scalar Embedded Cores","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7134117651","doi":"https://doi.org/10.1109/access.2026.3671659"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3671659","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3671659","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3671659","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107676745","display_name":"Simi Sukumaran","orcid":"https://orcid.org/0009-0001-1552-4558"},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Simi Sukumaran","raw_affiliation_strings":["Department of Electronics, CArS Lab, Cochin University of Science and Technology (CUSAT), Kochi, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, CArS Lab, Cochin University of Science and Technology (CUSAT), Kochi, Kerala, India","institution_ids":["https://openalex.org/I20497027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5128288362","display_name":"P S Babu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Babu P. S.","raw_affiliation_strings":["InCore Semiconductors, Chennai, India"],"affiliations":[{"raw_affiliation_string":"InCore Semiconductors, Chennai, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007490713","display_name":"Neel Gala","orcid":"https://orcid.org/0000-0001-8611-6511"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Neel Gala","raw_affiliation_strings":["InCore Semiconductors, Chennai, India"],"affiliations":[{"raw_affiliation_string":"InCore Semiconductors, Chennai, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011587843","display_name":"Tripti S Warrier","orcid":"https://orcid.org/0009-0003-6230-7825"},"institutions":[{"id":"https://openalex.org/I20497027","display_name":"Cochin University of Science and Technology","ror":"https://ror.org/00a4kqq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I20497027"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tripti S. Warrier","raw_affiliation_strings":["Department of Electronics, CArS Lab, Cochin University of Science and Technology (CUSAT), Kochi, Kerala, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, CArS Lab, Cochin University of Science and Technology (CUSAT), Kochi, Kerala, India","institution_ids":["https://openalex.org/I20497027"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5107676745"],"corresponding_institution_ids":["https://openalex.org/I20497027"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.51835486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"40172","last_page":"40189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6607000231742859,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6607000231742859,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.0544000007212162,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.026799999177455902,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalar","display_name":"Scalar (mathematics)","score":0.45730000734329224},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4097000062465668},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.39239999651908875},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.2558000087738037},{"id":"https://openalex.org/keywords/numerical-models","display_name":"Numerical models","score":0.2538999915122986}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5841000080108643},{"id":"https://openalex.org/C57691317","wikidata":"https://www.wikidata.org/wiki/Q1289248","display_name":"Scalar (mathematics)","level":2,"score":0.45730000734329224},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4097000062465668},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4000000059604645},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.39890000224113464},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.39239999651908875},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.299699991941452},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.2558000087738037},{"id":"https://openalex.org/C2986605239","wikidata":"https://www.wikidata.org/wiki/Q925667","display_name":"Numerical models","level":3,"score":0.2538999915122986},{"id":"https://openalex.org/C193536780","wikidata":"https://www.wikidata.org/wiki/Q1513153","display_name":"Edge detection","level":4,"score":0.24500000476837158}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3671659","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3671659","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:43d8239f94794fdaab57baf810310b7d","is_oa":true,"landing_page_url":"https://doaj.org/article/43d8239f94794fdaab57baf810310b7d","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 40172-40189 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3671659","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3671659","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W1504490355","https://openalex.org/W2004340162","https://openalex.org/W2094729371","https://openalex.org/W2103101604","https://openalex.org/W2107307723","https://openalex.org/W2113931351","https://openalex.org/W2114025510","https://openalex.org/W2144481293","https://openalex.org/W2163107747","https://openalex.org/W2204310803","https://openalex.org/W2292397285","https://openalex.org/W2416799949","https://openalex.org/W2542148463","https://openalex.org/W2931743911","https://openalex.org/W2994193159","https://openalex.org/W3128172908","https://openalex.org/W3138798301","https://openalex.org/W3157558182","https://openalex.org/W3185199394","https://openalex.org/W4221058856","https://openalex.org/W4286563542","https://openalex.org/W4307922031","https://openalex.org/W4384835092","https://openalex.org/W4385187210","https://openalex.org/W4396680706","https://openalex.org/W4400193220","https://openalex.org/W4403023445","https://openalex.org/W4413344127","https://openalex.org/W4416040410","https://openalex.org/W4416191421"],"related_works":[],"abstract_inverted_index":{"The":[0,27],"growing":[1],"need":[2],"for":[3,13,46,209],"data-parallel":[4],"processing":[5],"in":[6,49,70,125,146,150,180,221],"edge":[7,223],"devices":[8],"demands":[9],"efficient":[10],"hardware":[11],"acceleration":[12,196],"Digital":[14],"Signal":[15],"Processing":[16],"(DSP),":[17],"Computer":[18],"Vision":[19],"(CV),":[20],"and":[21,33,59,89,93,130,148,218],"Artificial":[22],"Intelligence":[23],"(AI)":[24],"inference":[25],"workloads.":[26],"RISC-V":[28,65],"ISA,":[29],"with":[30,37,108,118,176],"its":[31],"open":[32],"modular":[34,58],"design,":[35],"along":[36],"the":[38,56,64,156,161,165,186,189],"Packed-SIMD":[39,66],"(RVP)":[40],"extension,":[41],"offers":[42],"an":[43],"ideal":[44],"foundation":[45],"scalable":[47],"vectorisation":[48],"resource-constrained":[50],"embedded":[51],"systems.":[52],"This":[53],"work":[54],"presents":[55],"first":[57],"fully":[60],"compliant":[61],"implementation":[62],"of":[63,123,188],"(RVP":[67],"v0.9.11)":[68],"extension":[69],"most":[71],"configurableway":[72],"to":[73,84,144,204],"accelerate":[74],"edgeworkloads":[75],"on":[76,133,183],"scalar":[77],"cores.":[78],"It":[79],"uses":[80],"a":[81,110,172,177],"configurable":[82],"framework":[83],"design":[85,105],"both":[86],"RV32":[87],"(P-Box32)":[88],"RV64":[90],"(P-Box64)":[91],"architectures,":[92],"enables":[94],"seamless":[95],"integration":[96],"into":[97],"existing":[98],"cores":[99],"without":[100],"extensive":[101],"microarchitectural":[102],"modifications.":[103],"P-Box32":[104,119,170],"is":[106],"integrated":[107,199],"Azurite,":[109,184],"two-stage":[111],"in-order":[112],"core":[113],"from":[114],"InCore":[115],"Semiconductors.":[116],"Azurite":[117],"achieves":[120],"maximum":[121],"speedups":[122],"4.9\u00d7":[124],"synthetic":[126],"benchmarks":[127],"covering":[128],"DSP":[129],"CV":[131],"applications":[132],"Xilinx":[134],"Artix-7":[135],"FPGA.":[136],"Real-world":[137],"benchmark":[138],"evaluations":[139],"achieve":[140],"performance":[141,207],"gains":[142,208],"up":[143],"1.9\u00d7":[145],"ML-TinyPerf":[147],"2\u00d7":[149],"CIFAR-10":[151],"image":[152],"recognition":[153],"while":[154],"maintaining":[155],"same":[157],"prediction":[158],"accuracy":[159],"as":[160],"Non-SIMD":[162],"variant.":[163],"At":[164],"22":[166],"nm":[167],"ASIC":[168],"node,":[169],"incurs":[171],"25%":[173],"area":[174],"overhead":[175],"16%":[178],"reduction":[179],"frequency":[181],"closure":[182],"surpassing":[185],"state":[187],"art":[190],"designs.":[191],"Results":[192],"demonstrate":[193],"that":[194],"RVP":[195],"can":[197],"be":[198],"efficiently":[200],"within":[201],"compact":[202],"cores,":[203],"deliver":[205],"significant":[206],"DSP,":[210],"CV,":[211],"Basic":[212],"Linear":[213],"Algebra":[214],"Subprograms":[215],"(BLAS),":[216],"Security":[217],"AI":[219],"workloads":[220],"next-generation":[222],"processors.":[224]},"counts_by_year":[],"updated_date":"2026-03-25T14:56:36.534964","created_date":"2026-03-08T00:00:00"}