{"id":"https://openalex.org/W7133184854","doi":"https://doi.org/10.1109/access.2026.3669612","title":"A Review of Bandwidth Enhancement Techniques for Die-to-Die Single-Ended Interfaces in Chiplets","display_name":"A Review of Bandwidth Enhancement Techniques for Die-to-Die Single-Ended Interfaces in Chiplets","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7133184854","doi":"https://doi.org/10.1109/access.2026.3669612"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3669612","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3669612","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3669612","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5127805890","display_name":"Haitao You","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haitao You","raw_affiliation_strings":["Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0009-0008-9805-0562","affiliations":[{"raw_affiliation_string":"Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102000768","display_name":"Yixiang Chen","orcid":"https://orcid.org/0000-0003-1235-5530"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yixiang Chen","raw_affiliation_strings":["Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127840768","display_name":"Li Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Zhang","raw_affiliation_strings":["Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-0586-9923","affiliations":[{"raw_affiliation_string":"Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050743230","display_name":"Xiaofang Gao","orcid":"https://orcid.org/0009-0003-1294-9707"},"institutions":[{"id":"https://openalex.org/I4210102873","display_name":"Kunshan Govisionox Optoelectronic (China)","ror":"https://ror.org/01bqq8340","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210102873"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaofang Gao","raw_affiliation_strings":["Kunshan Jiwei Microelectronics Technology Company Ltd., Kunshan, Jiangsu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kunshan Jiwei Microelectronics Technology Company Ltd., Kunshan, Jiangsu, China","institution_ids":["https://openalex.org/I4210102873"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127795644","display_name":"Xinyu Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinyu Wu","raw_affiliation_strings":["Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127784107","display_name":"Tianyi Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianyi Zhang","raw_affiliation_strings":["Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023101497","display_name":"Shizeng Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shizeng Zhang","raw_affiliation_strings":["Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071009351","display_name":"Dimitar Nikolov","orcid":"https://orcid.org/0000-0002-2427-2583"},"institutions":[{"id":"https://openalex.org/I31151848","display_name":"Technical University of Sofia","ror":"https://ror.org/052prhs50","country_code":"BG","type":"education","lineage":["https://openalex.org/I31151848"]}],"countries":["BG"],"is_corresponding":false,"raw_author_name":"Dimitar Nikolov","raw_affiliation_strings":["Technical University of Sofia, Sofia, Bulgaria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Sofia, Sofia, Bulgaria","institution_ids":["https://openalex.org/I31151848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5127798135","display_name":"Qiang Cui","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Cui","raw_affiliation_strings":["Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0009-0009-0604-4921","affiliations":[{"raw_affiliation_string":"Institute of VLSI, College of Integrated Circuits, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105193840","display_name":"Juin J. Liou","orcid":null},"institutions":[{"id":"https://openalex.org/I3019309368","display_name":"North Minzu University","ror":"https://ror.org/05xjevr11","country_code":"CN","type":"education","lineage":["https://openalex.org/I3019309368"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Juin J. Liou","raw_affiliation_strings":["College of Electrical and Information Engineering, North Minzu University, Yinchuan, China"],"raw_orcid":"https://orcid.org/0000-0002-5815-5078","affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, North Minzu University, Yinchuan, China","institution_ids":["https://openalex.org/I3019309368"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18462791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"34894","last_page":"34915"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4542999863624573,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4542999863624573,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.16740000247955322,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.07159999758005142,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7953000068664551},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.7228000164031982},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5605999827384949},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.387800008058548},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.3653999865055084},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.36480000615119934},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.35260000824928284},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3255000114440918},{"id":"https://openalex.org/keywords/power-demand","display_name":"Power demand","score":0.3138999938964844}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7953000068664551},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7426000237464905},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.7228000164031982},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5605999827384949},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5011000037193298},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.387800008058548},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.3653999865055084},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.36480000615119934},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.35260000824928284},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3255000114440918},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.31779998540878296},{"id":"https://openalex.org/C2983317576","wikidata":"https://www.wikidata.org/wiki/Q1853339","display_name":"Power demand","level":4,"score":0.3138999938964844},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.29660001397132874},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.2939999997615814},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.29269999265670776},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.27950000762939453},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.27619999647140503},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26600000262260437},{"id":"https://openalex.org/C139366241","wikidata":"https://www.wikidata.org/wiki/Q135707","display_name":"Interface design","level":2,"score":0.26109999418258667},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2542000114917755},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.2531000077724457},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25290000438690186},{"id":"https://openalex.org/C89505385","wikidata":"https://www.wikidata.org/wiki/Q47146","display_name":"User interface","level":2,"score":0.25029999017715454}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3669612","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3669612","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:e0194cb0fe524053ad8e0b4268c4eaf2","is_oa":true,"landing_page_url":"https://doaj.org/article/e0194cb0fe524053ad8e0b4268c4eaf2","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 34894-34915 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3669612","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3669612","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4241161048412323,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G4322069785","display_name":null,"funder_award_id":"BG-RRP-2.004-0005","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4618727110","display_name":null,"funder_award_id":"Grant No. 92373106","funder_id":"https://openalex.org/F4320327720","funder_display_name":"Foundation for Innovative Research Groups of the National Natural Science Foundation of China"},{"id":"https://openalex.org/G534535314","display_name":null,"funder_award_id":"92373106","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320327720","display_name":"Foundation for Innovative Research Groups of the National Natural Science Foundation of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"With":[0],"the":[1,12,27,59,62,77,134,145],"rapid":[2],"development":[3,135],"of":[4,61,79,136],"artificial":[5],"intelligence":[6],"(AI)":[7],"and":[8,70,86,99,110,118,133],"high-performance":[9],"computing":[10],"(HPC),":[11],"demand":[13,148],"for":[14,89,112,127,149],"computational":[15,29,150],"power":[16,30],"is":[17,54],"increasing":[18],"exponentially.":[19],"Traditional":[20],"single-chip":[21],"architectures":[22],"can":[23],"no":[24],"longer":[25],"meet":[26,144],"growing":[28,147],"requirements.":[31],"The":[32],"Chiplet":[33,64],"architecture":[34,43],"has":[35],"emerged":[36],"as":[37,93,131],"one":[38],"effective":[39],"solution.":[40],"However,":[41],"this":[42],"faces":[44],"several":[45],"critical":[46,56],"challenges.":[47],"In":[48],"particular,":[49],"die-to-die":[50],"(D2D)":[51],"interface":[52,87,119],"bandwidth":[53,78,128],"a":[55],"bottleneck":[57],"impacting":[58],"performance":[60],"entire":[63],"architecture.":[65],"This":[66,104],"paper":[67,105],"systematically":[68],"summarizes":[69],"compares":[71],"existing":[72],"technologies":[73],"aimed":[74],"at":[75],"enhancing":[76],"D2D":[80],"single-ended":[81],"interfaces,":[82],"including":[83],"signal":[84,115],"modulation,":[85],"circuits":[88],"functional":[90],"blocks":[91],"such":[92,130],"drivers,":[94],"continuous-time":[95],"linear":[96],"equalizers":[97,102],"(CTLE),":[98],"decision":[100],"feedback":[101],"(DFE).":[103],"also":[106],"provides":[107],"valuable":[108],"insights":[109],"guidance":[111],"selecting":[113],"optimal":[114],"modulation":[116],"schemes":[117],"circuit":[120],"architectures.":[121],"Finally,":[122],"forward-looking":[123],"directions":[124],"are":[125],"proposed":[126],"enhancement,":[129],"co-design":[132],"new":[137],"electronic":[138],"design":[139],"automation":[140],"(EDA)":[141],"tools,":[142],"to":[143],"rapidly":[146],"power.":[151]},"counts_by_year":[],"updated_date":"2026-03-12T06:13:28.667946","created_date":"2026-03-03T00:00:00"}