{"id":"https://openalex.org/W7131134768","doi":"https://doi.org/10.1109/access.2026.3666911","title":"An Efficient High-Throughput FFT Architecture to Process Twin Real-Valued Data-Streams With Normal I/O Order","display_name":"An Efficient High-Throughput FFT Architecture to Process Twin Real-Valued Data-Streams With Normal I/O Order","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7131134768","doi":"https://doi.org/10.1109/access.2026.3666911"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3666911","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3666911","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3666911","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115869456","display_name":"Antony Xavier Glittas","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Antony Xavier Glittas","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"raw_orcid":"https://orcid.org/0000-0001-5851-5689","affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052945993","display_name":"Abdul Wahab Majeed","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. K. Abdul Majeed","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"raw_orcid":"https://orcid.org/0000-0001-9755-1471","affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126584672","display_name":"Pradeep","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Pradeep","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"raw_orcid":"https://orcid.org/0009-0002-8233-4858","affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126602772","display_name":"Nandakumar","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Nandakumar","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126645331","display_name":"Pranavu Atithya","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"U. S. Pranavu Atithya","raw_affiliation_strings":["School of Electronics Engineering, Vellore Institute of Technology, Vellore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Vellore Institute of Technology, Vellore, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5115869456"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.36254085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"33170","last_page":"33177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.46129998564720154,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.46129998564720154,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.14810000360012054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.04390000179409981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.6748999953269958},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6189000010490417},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6141999959945679},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.550000011920929},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4609000086784363},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.4544000029563904},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.4415999948978424},{"id":"https://openalex.org/keywords/data-stream-mining","display_name":"Data stream mining","score":0.3930000066757202},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.3808000087738037}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8188999891281128},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.6748999953269958},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6189000010490417},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6141999959945679},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.550000011920929},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5293999910354614},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4609000086784363},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.4544000029563904},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44350001215934753},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.4415999948978424},{"id":"https://openalex.org/C89198739","wikidata":"https://www.wikidata.org/wiki/Q3079880","display_name":"Data stream mining","level":2,"score":0.3930000066757202},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.3808000087738037},{"id":"https://openalex.org/C77928272","wikidata":"https://www.wikidata.org/wiki/Q7243214","display_name":"Prime-factor FFT algorithm","level":5,"score":0.376800000667572},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3734999895095825},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.35350000858306885},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.34779998660087585},{"id":"https://openalex.org/C57733114","wikidata":"https://www.wikidata.org/wiki/Q1006032","display_name":"Discrete Fourier transform (general)","level":5,"score":0.3208000063896179},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3158999979496002},{"id":"https://openalex.org/C2778484313","wikidata":"https://www.wikidata.org/wiki/Q1172540","display_name":"Data stream","level":2,"score":0.3009999990463257},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.29260000586509705},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.28859999775886536},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2851000130176544},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.2709999978542328},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.2680000066757202},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2644999921321869},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.25440001487731934},{"id":"https://openalex.org/C1370844","wikidata":"https://www.wikidata.org/wiki/Q5167446","display_name":"Cooley\u2013Tukey FFT algorithm","level":3,"score":0.2540000081062317}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3666911","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3666911","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:c38d261fd31847c79c6185bb2817876d","is_oa":true,"landing_page_url":"https://doaj.org/article/c38d261fd31847c79c6185bb2817876d","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 33170-33177 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3666911","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3666911","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5097803473472595,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4907135609","display_name":null,"funder_award_id":"RES-MCF-2022-001.","funder_id":"https://openalex.org/F4320320722","funder_display_name":"Indian Space Research Organisation"},{"id":"https://openalex.org/G7695808573","display_name":null,"funder_award_id":"RES-MCF-2022-001","funder_id":"https://openalex.org/F4320320722","funder_display_name":"Indian Space Research Organisation"}],"funders":[{"id":"https://openalex.org/F4320320722","display_name":"Indian Space Research Organisation","ror":"https://ror.org/00cwrns71"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3,24,82],"efficient":[4],"pipelined":[5],"modified":[6],"MDC-based":[7],"(Multipath":[8],"Delay":[9],"Commutator)":[10],"radix-2":[11],"Real-valued":[12],"Fast":[13,26],"Fourier":[14,27],"Transform":[15,28],"(RFFT)":[16],"architecture":[17,30,77],"with":[18,118],"high":[19],"throughput.":[20],"The":[21,75,126,140],"RFFT":[22,37],"is":[23,68,78,133,149],"optimised":[25],"(FFT)":[29],"to":[31],"process":[32,54,93],"real-valued":[33,95,102],"signals.":[34],"Though":[35],"several":[36],"architectures":[38],"are":[39],"available,":[40],"they":[41],"have":[42],"low":[43],"throughput":[44,162],"and":[45,60,65,73,112,142,156],"lack":[46],"a":[47,122],"better":[48,161],"reordering":[49,67,124],"methodology.":[50],"Many":[51],"prior":[52,138],"designs":[53],"one":[55],"sample":[56],"per":[57,104,107],"clock":[58],"cycle":[59,108],"require":[61],"relatively":[62],"more":[63],"hardware,":[64],"data":[66,84,96,105],"required":[69],"at":[70],"the":[71,119,130,137,146,153,157],"input":[72],"output.":[74],"proposed":[76,131,147,158],"designed":[79],"based":[80],"on":[81],"overlapped":[83],"flow":[85],"graph":[86],"of":[87,121,129,145],"two":[88,94,101],"independent":[89],"RFFTs,":[90],"which":[91],"can":[92],"streams":[97],"simultaneously.":[98],"It":[99],"takes":[100],"samples":[103],"stream":[106],"in":[109,115],"normal":[110,116],"order,":[111],"generates":[113],"output":[114],"order":[117],"help":[120],"novel":[123],"circuit.":[125],"computational":[127],"complexity":[128,144],"design":[132,148,159],"significantly":[134],"lower":[135],"than":[136,152],"designs.":[139],"adder":[141],"register":[143],"50%":[150],"less":[151],"earlier":[154],"works,":[155],"delivers":[160],"as":[163],"well.":[164]},"counts_by_year":[],"updated_date":"2026-03-06T06:45:51.903784","created_date":"2026-02-24T00:00:00"}