{"id":"https://openalex.org/W7130335043","doi":"https://doi.org/10.1109/access.2026.3665894","title":"A Critical Review and Evaluation of LLMs for RTL Generation","display_name":"A Critical Review and Evaluation of LLMs for RTL Generation","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7130335043","doi":"https://doi.org/10.1109/access.2026.3665894"},"language":null,"primary_location":{"id":"doi:10.1109/access.2026.3665894","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3665894","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3665894","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044561738","display_name":"Arun Ravindran","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arun Ravindran","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC, USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126343664","display_name":"Aditya Patra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089025","display_name":"Reproductive Science Center","ror":"https://ror.org/007yvyg13","country_code":"US","type":"facility","lineage":["https://openalex.org/I4210089025"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aditya Patra","raw_affiliation_strings":["California High School, San Ramon, CA, USA"],"affiliations":[{"raw_affiliation_string":"California High School, San Ramon, CA, USA","institution_ids":["https://openalex.org/I4210089025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115050300","display_name":"Vahid Babaey","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vahid Babaey","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of North Carolina at Charlotte, Charlotte, NC, USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021961545","display_name":"Suresh Purini","orcid":null},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Suresh Purini","raw_affiliation_strings":["International Institute of Information Technology, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044561738"],"corresponding_institution_ids":["https://openalex.org/I102149020"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.77149497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"28522","last_page":"28539"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.16110000014305115,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.16110000014305115,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.15520000457763672,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.13289999961853027,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6876999735832214},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6115000247955322},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.48570001125335693},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.4180999994277954},{"id":"https://openalex.org/keywords/liveness","display_name":"Liveness","score":0.3840000033378601},{"id":"https://openalex.org/keywords/fuzz-testing","display_name":"Fuzz testing","score":0.37779998779296875},{"id":"https://openalex.org/keywords/model-driven-architecture","display_name":"Model-driven architecture","score":0.3700000047683716},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.36399999260902405},{"id":"https://openalex.org/keywords/orchestration","display_name":"Orchestration","score":0.34470000863075256}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.809499979019165},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6876999735832214},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6115000247955322},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.48570001125335693},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.48019999265670776},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.4180999994277954},{"id":"https://openalex.org/C15569618","wikidata":"https://www.wikidata.org/wiki/Q3561421","display_name":"Liveness","level":2,"score":0.3840000033378601},{"id":"https://openalex.org/C111065885","wikidata":"https://www.wikidata.org/wiki/Q1189053","display_name":"Fuzz testing","level":3,"score":0.37779998779296875},{"id":"https://openalex.org/C509989072","wikidata":"https://www.wikidata.org/wiki/Q15188241","display_name":"Model-driven architecture","level":4,"score":0.3700000047683716},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.36399999260902405},{"id":"https://openalex.org/C199168358","wikidata":"https://www.wikidata.org/wiki/Q3367000","display_name":"Orchestration","level":3,"score":0.34470000863075256},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.3441999852657318},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.32919999957084656},{"id":"https://openalex.org/C120936955","wikidata":"https://www.wikidata.org/wiki/Q2155640","display_name":"Empirical research","level":2,"score":0.3255999982357025},{"id":"https://openalex.org/C183322885","wikidata":"https://www.wikidata.org/wiki/Q17007702","display_name":"Context model","level":3,"score":0.3003999888896942},{"id":"https://openalex.org/C65682993","wikidata":"https://www.wikidata.org/wiki/Q1056451","display_name":"Reflection (computer programming)","level":2,"score":0.3000999987125397},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.299699991941452},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.289000004529953},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.288100004196167},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2847999930381775},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.2806999981403351},{"id":"https://openalex.org/C195672273","wikidata":"https://www.wikidata.org/wiki/Q6888132","display_name":"Model-based design","level":2,"score":0.2768999934196472},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.2736000120639801},{"id":"https://openalex.org/C2778464652","wikidata":"https://www.wikidata.org/wiki/Q309849","display_name":"Open research","level":2,"score":0.26669999957084656},{"id":"https://openalex.org/C12725497","wikidata":"https://www.wikidata.org/wiki/Q810247","display_name":"Baseline (sea)","level":2,"score":0.26269999146461487},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.26109999418258667}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2026.3665894","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3665894","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3665894","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3665894","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4154025614261627,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Large":[0],"language":[1],"models":[2,128],"(LLMs)":[3],"are":[4],"emerging":[5],"as":[6,52],"powerful":[7],"tools":[8],"for":[9],"hardware":[10],"design,":[11,177,197],"with":[12,109],"recent":[13,211],"work":[14,205],"exploring":[15],"their":[16,47],"ability":[17],"to":[18,131],"generate":[19],"register-transfer":[20],"level":[21],"(RTL)":[22],"code":[23],"directly":[24],"from":[25],"natural-language":[26],"specifications.":[27],"This":[28],"paper":[29],"presents":[30],"a":[31,104,170,208,214],"critical":[32],"review":[33],"and":[34,58,70,82,89,96,103,111,135,164,181,191,199,213,222],"empirical":[35],"evaluation":[36,216],"of":[37,49,210,217],"LLM-based":[38],"RTL":[39],"generation.":[40],"We":[41],"examine":[42],"thirty-one":[43],"published":[44],"efforts,":[45],"classifying":[46],"use":[48],"techniques":[50],"such":[51],"fine-tuning,":[53],"reinforcement":[54],"learning,":[55],"retrieval-augmented":[56],"prompting,":[57],"multi-agent":[59],"orchestration":[60],"across":[61],"eight":[62],"methodological":[63],"dimensions":[64],"including":[65,155],"debugging":[66],"support,":[67],"post-RTL":[68],"metrics,":[69],"benchmark":[71],"development.":[72],"Building":[73],"on":[74,133,137],"this":[75,204],"synthesis,":[76],"we":[77,168],"experimentally":[78],"evaluate":[79],"frontier":[80,218],"commercial":[81],"open-weight":[83],"models\u2014GPT-4.1,":[84],"GPT-4.1-mini,":[85],"Claude":[86],"Sonnet":[87],"4,":[88],"Llama":[90],"4":[91],"Maverick":[92],"\u2014on":[93],"the":[94,119],"VerilogEvalV2":[95],"RTLLMv2.0":[97],"benchmarks":[98,180],"under":[99],"both":[100,207],"single-shot":[101],"generation":[102],"lightweight":[105],"ReAct-style":[106],"reflection":[107],"loop,":[108],"compilation":[110],"simulation":[112],"performed":[113],"through":[114],"Icarus":[115],"Verilog":[116],"interfaced":[117],"via":[118],"Model":[120],"Context":[121],"Protocol":[122],"(MCP).":[123],"Results":[124],"show":[125],"that":[126,194],"these":[127],"achieve":[129],"up":[130],"89.74%":[132],"VerilogEval":[134],"96.08%":[136],"RTLLM,":[138],"matching":[139],"or":[140],"exceeding":[141],"prior":[142],"domain-specific":[143],"pipelines":[144],"without":[145],"specialized":[146],"fine-tuning.":[147],"Detailed":[148],"failure":[149],"analysis":[150],"reveals":[151],"systematic":[152],"error":[153],"modes,":[154],"FSM":[156],"mis-sequencing,":[157],"handshake":[158],"drift,":[159],"blocking":[160],"vs.":[161],"non-blocking":[162],"misuse,":[163],"state-space":[165],"oversimplification.":[166],"Finally,":[167],"outline":[169],"forward-looking":[171],"research":[172],"roadmap":[173],"toward":[174,226],"natural-language-to-System-on-Chip":[175],"(SoC)":[176],"emphasizing":[178],"realistic":[179],"open":[182],"flows,":[183],"richer":[184],"specification":[185],"formalisms,":[186],"AI\u2013human":[187],"collaborative":[188],"design":[189,200,229],"environments,":[190],"system-level":[192],"feedback":[193],"spans":[195],"physical":[196],"firmware,":[198],"space":[201],"exploration.":[202],"Together,":[203],"provides":[206],"synthesis":[209],"advances":[212],"baseline":[215],"LLMs,":[219],"highlighting":[220],"opportunities":[221],"challenges":[223],"in":[224],"moving":[225],"AI-native":[227],"electronic":[228],"automation.":[230]},"counts_by_year":[],"updated_date":"2026-02-27T06:17:20.405678","created_date":"2026-02-19T00:00:00"}