{"id":"https://openalex.org/W7128677435","doi":"https://doi.org/10.1109/access.2026.3664183","title":"Impact of MAC Unit Design Architectures and Their Applications in Modern Computing: An In-Depth Review","display_name":"Impact of MAC Unit Design Architectures and Their Applications in Modern Computing: An In-Depth Review","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7128677435","doi":"https://doi.org/10.1109/access.2026.3664183"},"language":null,"primary_location":{"id":"doi:10.1109/access.2026.3664183","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3664183","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3664183","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113969405","display_name":"Sudheer Vishwakarma","orcid":null},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Sudheer Vishwakarma","raw_affiliation_strings":["Faculty of Information Technology and Electrical Engineering, University of Oulu, Oulu, Finland"],"raw_orcid":"https://orcid.org/0009-0007-2759-0820","affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Electrical Engineering, University of Oulu, Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zaheer Khan","orcid":"https://orcid.org/0000-0003-2951-5684"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Zaheer Khan","raw_affiliation_strings":["Faculty of Information Technology and Electrical Engineering, University of Oulu, Oulu, Finland"],"raw_orcid":"https://orcid.org/0000-0003-2951-5684","affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Electrical Engineering, University of Oulu, Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055603484","display_name":"Janne Lehtom\u00e4ki","orcid":"https://orcid.org/0000-0002-5081-1843"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Janne J. Lehtom\u00e4ki","raw_affiliation_strings":["Faculty of Information Technology and Electrical Engineering, University of Oulu, Oulu, Finland"],"raw_orcid":"https://orcid.org/0000-0002-5081-1843","affiliations":[{"raw_affiliation_string":"Faculty of Information Technology and Electrical Engineering, University of Oulu, Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98381234"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":19.5928,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.98751446,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"14","issue":null,"first_page":"24339","last_page":"24360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9067000150680542,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9067000150680542,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.03790000081062317,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.010400000028312206,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5218999981880188},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5105999708175659},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.45570001006126404},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.3944999873638153},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.39399999380111694},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.3917999863624573},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.38830000162124634},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3815999925136566},{"id":"https://openalex.org/keywords/edge-computing","display_name":"Edge computing","score":0.3199999928474426}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8086000084877014},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5583999752998352},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5218999981880188},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5105999708175659},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.45570001006126404},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.3944999873638153},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.39399999380111694},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.3917999863624573},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.38830000162124634},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38519999384880066},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3837999999523163},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3815999925136566},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34450000524520874},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.3199999928474426},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.31470000743865967},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.30730000138282776},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2879999876022339},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.2831000089645386},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2782999873161316},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27709999680519104},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2770000100135803},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.27399998903274536},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.2721000015735626},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.2669999897480011},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.26579999923706055},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.2646999955177307},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.26080000400543213},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.25929999351501465},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2578999996185303},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.2538999915122986}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2026.3664183","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3664183","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3664183","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3664183","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6437504291534424}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":117,"referenced_works":["https://openalex.org/W1913321306","https://openalex.org/W1974390561","https://openalex.org/W1983849809","https://openalex.org/W1985202549","https://openalex.org/W1986984817","https://openalex.org/W2004403020","https://openalex.org/W2013498927","https://openalex.org/W2034349555","https://openalex.org/W2042584794","https://openalex.org/W2048773562","https://openalex.org/W2073529370","https://openalex.org/W2078308612","https://openalex.org/W2080603779","https://openalex.org/W2097171586","https://openalex.org/W2097436229","https://openalex.org/W2102915015","https://openalex.org/W2108074575","https://openalex.org/W2114366942","https://openalex.org/W2126013304","https://openalex.org/W2134057254","https://openalex.org/W2144714263","https://openalex.org/W2146821143","https://openalex.org/W2162882725","https://openalex.org/W2167307228","https://openalex.org/W2170091496","https://openalex.org/W2289252105","https://openalex.org/W2296712544","https://openalex.org/W2352050502","https://openalex.org/W2540922567","https://openalex.org/W2548916103","https://openalex.org/W2555599679","https://openalex.org/W2557542387","https://openalex.org/W2585720638","https://openalex.org/W2616014673","https://openalex.org/W2701247189","https://openalex.org/W2734851905","https://openalex.org/W2739090823","https://openalex.org/W2790429295","https://openalex.org/W2895531329","https://openalex.org/W2902026820","https://openalex.org/W2913104037","https://openalex.org/W2941996807","https://openalex.org/W2942493598","https://openalex.org/W2954748826","https://openalex.org/W2969812992","https://openalex.org/W2978794388","https://openalex.org/W2980172915","https://openalex.org/W2981819390","https://openalex.org/W3014812544","https://openalex.org/W3035421247","https://openalex.org/W3036020125","https://openalex.org/W3087996306","https://openalex.org/W3127985358","https://openalex.org/W3135906938","https://openalex.org/W3146960355","https://openalex.org/W3158216680","https://openalex.org/W3159353913","https://openalex.org/W3167292039","https://openalex.org/W3176754014","https://openalex.org/W3190761184","https://openalex.org/W3191163901","https://openalex.org/W3194056411","https://openalex.org/W4200429237","https://openalex.org/W4205313707","https://openalex.org/W4205729510","https://openalex.org/W4206588195","https://openalex.org/W4220865834","https://openalex.org/W4226419870","https://openalex.org/W4244112173","https://openalex.org/W4247198796","https://openalex.org/W4249697915","https://openalex.org/W4281286200","https://openalex.org/W4285184380","https://openalex.org/W4285264221","https://openalex.org/W4286521091","https://openalex.org/W4306818531","https://openalex.org/W4312771985","https://openalex.org/W4315815747","https://openalex.org/W4320008572","https://openalex.org/W4367016239","https://openalex.org/W4372054923","https://openalex.org/W4381331967","https://openalex.org/W4385009842","https://openalex.org/W4385188121","https://openalex.org/W4386075087","https://openalex.org/W4386883107","https://openalex.org/W4387757573","https://openalex.org/W4387816817","https://openalex.org/W4388270633","https://openalex.org/W4390776943","https://openalex.org/W4391366302","https://openalex.org/W4392007377","https://openalex.org/W4392796680","https://openalex.org/W4393058388","https://openalex.org/W4395677259","https://openalex.org/W4400034122","https://openalex.org/W4400063493","https://openalex.org/W4400229079","https://openalex.org/W4400409173","https://openalex.org/W4400577525","https://openalex.org/W4401067709","https://openalex.org/W4402942690","https://openalex.org/W4404133928","https://openalex.org/W4405328847","https://openalex.org/W4405936838","https://openalex.org/W4406261437","https://openalex.org/W4406263427","https://openalex.org/W4406754219","https://openalex.org/W4407735892","https://openalex.org/W4407831875","https://openalex.org/W4408049837","https://openalex.org/W4409282398","https://openalex.org/W4409568286","https://openalex.org/W4409917150","https://openalex.org/W4410582539","https://openalex.org/W4416783712","https://openalex.org/W4416963834"],"related_works":[],"abstract_inverted_index":{"A":[0,13],"fundamental":[1],"computational":[2],"block":[3],"essential":[4],"for":[5,105,186],"computing":[6,56],"devices":[7],"is":[8],"the":[9,113],"multiplier-accumulator":[10],"(MAC)":[11],"unit.":[12],"MAC":[14,38],"unit":[15,39],"repeatedly":[16],"performs":[17],"a":[18,184],"multiply":[19],"and":[20,29,49,58,70,78,102,151,162,167,176],"add":[21],"operation":[22],"commonly":[23],"used":[24,81],"in":[25,82,164,189],"many":[26],"data":[27,127],"processing":[28,61],"artificial":[30],"intelligence":[31],"(AI)":[32],"applications.":[33],"This":[34],"article":[35,110],"comprehensively":[36],"analyzes":[37],"architectures,":[40],"focusing":[41],"on":[42],"high-throughput":[43],"configurations":[44],"such":[45,139,172],"as":[46,140,173,183],"systolic":[47],"arrays":[48,124,149],"tree-based":[50],"multipliers":[51],"integrated":[52],"into":[53],"AI,":[54],"high-performance":[55],"(HPC),":[57],"digital":[59],"signal":[60],"(DSP)":[62],"hardware.":[63],"It":[64],"traces":[65],"their":[66],"evolution":[67],"from":[68],"serial":[69],"pipelined":[71],"designs":[72,97],"to":[73,125],"specialized":[74],"precision":[75],"formats":[76],"(fixed":[77],"floating":[79],"point)":[80],"modern":[83,87],"workloads.":[84],"We":[85,155],"explore":[86],"design":[88],"concepts,":[89],"including":[90,159],"approximate":[91],"MACs":[92,175],"utilizing":[93],"truncated":[94],"arithmetic,":[95],"sparsity-aware":[96],"that":[98],"bypass":[99],"zero-value":[100],"operands,":[101],"units":[103],"optimized":[104],"binary":[106],"neural":[107],"networks.":[108],"The":[109],"also":[111,168],"examines":[112],"transformative":[114],"impact":[115],"of":[116],"In-Memory":[117],"Computing":[118],"(IMC)":[119],"MACs,":[120],"which":[121,180],"leverage":[122],"crossbar":[123],"mitigate":[126],"movement":[128],"bottlenecks.":[129],"Furthermore,":[130],"we":[131],"contextualize":[132],"these":[133],"advancements":[134],"within":[135],"leading":[136],"hardware":[137],"accelerators,":[138],"Google":[141],"Tensor":[142,153],"Processing":[143],"Unit":[144],"(TPUs),":[145],"field":[146],"programmable":[147],"gate":[148],"(FPGAs),":[150],"NVIDIA":[152],"cores.":[154],"identify":[156],"persistent":[157],"challenges,":[158],"power":[160],"constraints":[161],"reliability":[163],"nanoscale":[165],"technologies,":[166],"outline":[169],"future":[170,187],"trends":[171],"photonic":[174],"adaptive":[177],"bit-width":[178],"scaling,":[179],"can":[181],"serve":[182],"guide":[185],"innovation":[188],"this":[190],"vital":[191],"field.":[192]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2026-02-13T00:00:00"}