{"id":"https://openalex.org/W7128687457","doi":"https://doi.org/10.1109/access.2026.3664102","title":"A Comprehensive Survey of Custom Layout Techniques for 6T, 8T, and 10T SRAM Bitcells Across Planar CMOS and FinFET Technology Nodes","display_name":"A Comprehensive Survey of Custom Layout Techniques for 6T, 8T, and 10T SRAM Bitcells Across Planar CMOS and FinFET Technology Nodes","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7128687457","doi":"https://doi.org/10.1109/access.2026.3664102"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3664102","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3664102","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3664102","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5099023103","display_name":"Ravi S. Siddanath","orcid":null},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ravi S. Siddanath","raw_affiliation_strings":["Department of ECE, Indian Institute of Information and Technology, Allahabad, Prayagraj, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Indian Institute of Information and Technology, Allahabad, Prayagraj, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125714120","display_name":"Sukhen Mondal","orcid":null},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sukhen Mondal","raw_affiliation_strings":["Department of ECE, Indian Institute of Information and Technology, Allahabad, Prayagraj, India"],"raw_orcid":"https://orcid.org/0009-0000-4522-8533","affiliations":[{"raw_affiliation_string":"Department of ECE, Indian Institute of Information and Technology, Allahabad, Prayagraj, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108722448","display_name":"Manish Goswami","orcid":"https://orcid.org/0000-0002-7165-1412"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manish Goswami","raw_affiliation_strings":["Department of ECE, Indian Institute of Information and Technology, Allahabad, Prayagraj, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Indian Institute of Information and Technology, Allahabad, Prayagraj, India","institution_ids":["https://openalex.org/I26072440"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057408571","display_name":"Kavindra Kandpal","orcid":"https://orcid.org/0000-0002-2683-2230"},"institutions":[{"id":"https://openalex.org/I26072440","display_name":"Indian Institute of Information Technology Allahabad","ror":"https://ror.org/03rgjt374","country_code":"IN","type":"education","lineage":["https://openalex.org/I26072440"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kavindra Kandpal","raw_affiliation_strings":["Department of ECE, Indian Institute of Information and Technology, Allahabad, Prayagraj, India"],"raw_orcid":"https://orcid.org/0000-0002-2683-2230","affiliations":[{"raw_affiliation_string":"Department of ECE, Indian Institute of Information and Technology, Allahabad, Prayagraj, India","institution_ids":["https://openalex.org/I26072440"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I26072440"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":9.656,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.97189298,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"14","issue":null,"first_page":"24923","last_page":"24941"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6154999732971191,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6154999732971191,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.1809999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.03700000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9052000045776367},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.6686000227928162},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6570000052452087},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.48730000853538513},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4862000048160553},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.3741999864578247},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.3422999978065491},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.2892000079154968}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9052000045776367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.704800009727478},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.6686000227928162},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6570000052452087},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.48730000853538513},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4862000048160553},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4586000144481659},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3991999924182892},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.3741999864578247},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3504999876022339},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.3422999978065491},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3070000112056732},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.2892000079154968},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.28679999709129333},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.28630000352859497},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.2766000032424927},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.27129998803138733},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2671000063419342},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2630999982357025},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.2581000030040741}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3664102","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3664102","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:428e338ec94f483b9142b680a7dbbfe5","is_oa":false,"landing_page_url":"https://doaj.org/article/428e338ec94f483b9142b680a7dbbfe5","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 24923-24941 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3664102","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3664102","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6255433559417725}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"SRAM":[0,28,105,126],"has":[1,29],"become":[2],"one":[3],"of":[4,20,27,49,63,80,104,119,198,226],"the":[5,18,25,59,64,68,81,94,191,196],"most":[6,111],"critical":[7],"blocks":[8],"in":[9,241],"current":[10],"System":[11],"on":[12],"Chip":[13],"(SoC)":[14],"designs.":[15],"Due":[16],"to":[17,51,78,92,150,219],"rise":[19],"AI":[21,41],"and":[22,38,42,54,61,97,121,124,132,162,169,178,186,211,221,228,237,247],"ML":[23,43],"applications,":[24],"importance":[26],"grown,":[30],"as":[31,175],"it":[32,115],"handles":[33],"fast,":[34],"repeated":[35],"data":[36,50],"write":[37],"read":[39,133],"operations.":[40],"applications":[44,100],"need":[45,101],"a":[46,117],"huge":[47],"amount":[48],"be":[52],"stored":[53],"retrieved":[55],"from":[56,148],"memory.":[57],"Hence,":[58,85,171],"speed":[60,120],"efficiency":[62],"on-chip":[65],"SRAMs":[66],"define":[67],"overall":[69],"performance.":[70],"In":[71],"today\u2019s":[72],"SoCs,":[73],"memory":[74],"arrays":[75],"occupy":[76],"close":[77],"50-70%":[79],"total":[82],"die":[83,95],"area.":[84],"optimizing":[86],"each":[87],"bitcell":[88,109,158,192,214],"area":[89,96],"becomes":[90],"crucial":[91],"save":[93],"cost.":[98],"Different":[99],"different":[102],"topologies":[103],"bitcells.":[106],"The":[107],"6T":[108,231],"is":[110],"widely":[112,229],"used":[113,129,230],"because":[114],"offers":[116],"balance":[118],"density.":[122],"8T":[123,233,235],"10T":[125,238],"cells":[127],"are":[128,135,173,179],"when":[130],"leakage":[131],"stability":[134],"major":[136],"concerns.":[137],"Layout":[138],"techniques":[139,165,225],"for":[140,183,202],"these":[141],"bitcells":[142,201,240],"have":[143],"evolved":[144],"with":[145,166],"technological":[146],"advancements":[147],"planar":[149],"FinFET":[151,251],"nodes.":[152,252],"Foundries":[153],"develop":[154],"their":[155],"own":[156],"proprietary":[157,176],"layouts,":[159],"design":[160,224],"rules,":[161],"device":[163],"optimization":[164],"special":[167],"layers":[168],"masks.":[170],"they":[172,189],"treated":[174],"IPs":[177],"not":[180],"easily":[181],"accessible":[182],"independent":[184],"researchers":[185,208],"academicians":[187],"unless":[188],"buy":[190],"kit.":[193],"This":[194,216],"highlights":[195],"necessity":[197],"developing":[199],"custom":[200,206],"academic":[203],"study.":[204],"Through":[205],"designs,":[207],"can":[209],"propose":[210],"evaluate":[212],"new":[213],"architectures.":[215],"paper":[217],"aims":[218],"compile":[220],"present":[222],"layout":[223],"conventional":[227],"single-port,":[232],"dual-port,":[234],"two-port,":[236],"two-port":[239],"UMC":[242],"28":[243],"nm":[244,250],"Planar":[245],"CMOS":[246],"GPDK":[248],"18":[249]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-02-21T06:11:54.161237","created_date":"2026-02-13T00:00:00"}