{"id":"https://openalex.org/W7128608275","doi":"https://doi.org/10.1109/access.2026.3663914","title":"Dual-Mode CMOS LIF Neuron With Subthreshold Efficiency and Saturation-Driven Robustness","display_name":"Dual-Mode CMOS LIF Neuron With Subthreshold Efficiency and Saturation-Driven Robustness","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7128608275","doi":"https://doi.org/10.1109/access.2026.3663914"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3663914","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3663914","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3663914","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5125651497","display_name":"Abraham A. Salazar-Hernandez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Abraham A. Salazar-Hernandez","raw_affiliation_strings":["Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico"],"raw_orcid":"https://orcid.org/0009-0007-9658-2357","affiliations":[{"raw_affiliation_string":"Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125629473","display_name":"Victor H. Ponce-Ponce","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Victor H. Ponce-Ponce","raw_affiliation_strings":["Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico"],"raw_orcid":"https://orcid.org/0000-0001-5699-0478","affiliations":[{"raw_affiliation_string":"Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125666390","display_name":"Her\u00f3n Molina-Lozano","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Her\u00f3n Molina-Lozano","raw_affiliation_strings":["Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125678786","display_name":"Juan H. Sossa-Azuela","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Juan Humberto Sossa-Azuela","raw_affiliation_strings":["Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico"],"raw_orcid":"https://orcid.org/0000-0002-0521-4898","affiliations":[{"raw_affiliation_string":"Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5125624598","display_name":"Juan J. Ocampo-Hidalgo","orcid":null},"institutions":[{"id":"https://openalex.org/I200362191","display_name":"Universidad Aut\u00f3noma Metropolitana","ror":"https://ror.org/02kta5139","country_code":"MX","type":"education","lineage":["https://openalex.org/I200362191"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Juan Jes\u00fas Ocampo-Hidalgo","raw_affiliation_strings":["Departamento de Electrónica, Universidad Autónoma Metropolitana-Azcapotzalco, Mexico City, Mexico"],"raw_orcid":"https://orcid.org/0000-0001-9779-0712","affiliations":[{"raw_affiliation_string":"Departamento de Electrónica, Universidad Autónoma Metropolitana-Azcapotzalco, Mexico City, Mexico","institution_ids":["https://openalex.org/I200362191"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10777019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"27290","last_page":"27302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9650999903678894,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9650999903678894,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.01889999955892563,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00419999985024333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8707000017166138},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8690999746322632},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8069000244140625},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5940999984741211},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.550599992275238},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.5260999798774719},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.49939998984336853},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4560999870300293},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.398499995470047},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.3822999894618988}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8707000017166138},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8690999746322632},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8069000244140625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6769999861717224},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5992000102996826},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5940999984741211},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.550599992275238},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.5260999798774719},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.49939998984336853},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4560999870300293},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.398499995470047},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.3822999894618988},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3808000087738037},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.37599998712539673},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3571000099182129},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.34779998660087585},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3366999924182892},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.335099995136261},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.32519999146461487},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.3240000009536743},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.31610000133514404},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.3021000027656555},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.288100004196167},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.28519999980926514},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.27480000257492065},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27300000190734863},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.2669999897480011},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.2644999921321869},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2596000134944916},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.25600001215934753}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3663914","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3663914","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:bc96ec75cb63436e8744579d430fb0cf","is_oa":true,"landing_page_url":"https://doaj.org/article/bc96ec75cb63436e8744579d430fb0cf","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 27290-27302 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3663914","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3663914","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9097332954406738,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1565274400","display_name":null,"funder_award_id":"SIP-20253439","funder_id":"https://openalex.org/F4320321694","funder_display_name":"Instituto Polit\u00e9cnico Nacional"}],"funders":[{"id":"https://openalex.org/F4320321694","display_name":"Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/059sp8j34"},{"id":"https://openalex.org/F4320321739","display_name":"Consejo Nacional de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/059ex5q34"},{"id":"https://openalex.org/F4320324217","display_name":"Comisi\u00f3n de Operaci\u00f3n y Fomento de Actividades Acad\u00e9micas, Instituto Polit\u00e9cnico Nacional","ror":"https://ror.org/059sp8j34"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"We":[0,143],"present":[1],"a":[2,41,104,169,186,200],"compact":[3],"CMOS":[4,151],"leaky":[5],"integrate-and-fire":[6],"neuron":[7,148],"that":[8,93,107],"operates":[9],"natively":[10],"in":[11,68,154],"two":[12],"regimes:":[13],"subthreshold":[14,32,50,209],"for":[15,20,125,203],"ultra-low":[16],"power":[17],"and":[18,49,59,80,90,136,141,174,188,211],"saturation":[19,39,70],"robust":[21],"interfacing.":[22],"This":[23],"dual-mode":[24,95],"functionality":[25],"bridges":[26],"the":[27,31,35,54,69,87,109,122,132,155,175],"energy":[28,55,139,164],"efficiency":[29,210],"of":[30,38],"operation":[33,96],"with":[34,77,149,179],"connectivity":[36,213],"advantage":[37],"within":[40],"single":[42],"circuit.":[43],"The":[44],"design":[45,88,215],"leverages":[46],"device-level":[47],"parasitics":[48,195],"conduction":[51],"to":[52,72,85,120,177],"minimize":[53],"consumption":[56,140],"per":[57],"spike":[58],"reduce":[60],"silicon":[61],"area.":[62],"It":[63],"also":[64,144],"maintains":[65],"sufficient":[66],"headroom":[67],"region":[71],"drive":[73],"or":[74],"directly":[75],"interface":[76,178],"non-subthreshold":[78],"components":[79],"resistive":[81],"memories.":[82],"In":[83],"addition":[84],"outlining":[86],"methodology":[89],"sizing":[91],"strategy":[92],"enable":[94],"without":[97,182],"needing":[98],"additional":[99],"amplification":[100],"stages,":[101],"we":[102],"introduce":[103],"mathematical":[105],"model":[106,117],"captures":[108],"circuit":[110],"dynamics.":[111],"Under":[112],"specified":[113],"operating":[114],"assumptions,":[115],"this":[116],"allows":[118],"us":[119],"predict":[121],"spiking":[123,134],"frequency":[124],"various":[126],"application":[127],"targets.":[128],"SPICE":[129],"simulations":[130],"validate":[131],"expected":[133],"dynamics":[135],"trade-offs":[137],"between":[138],"latency.":[142],"compare":[145],"our":[146,166],"proposed":[147],"recent":[150],"implementations":[152],"reported":[153],"literature.":[156],"While":[157],"some":[158],"earlier":[159],"designs":[160],"achieve":[161],"lower":[162],"absolute":[163],"consumption,":[165],"approach":[167],"features":[168],"significantly":[170],"reduced":[171],"transistor":[172],"count":[173],"ability":[176],"other":[180],"cells":[181],"dedicated":[183],"amplification,":[184],"offering":[185],"practical":[187],"integration-friendly":[189],"solution.":[190],"By":[191],"converting":[192],"unavoidable":[193],"capacitive":[194],"into":[196],"advantages,":[197],"thiswork":[198],"presents":[199],"silicon-efficient":[201],"method":[202],"low-power":[204],"neuromorphic":[205],"hardware,":[206],"making":[207],"both":[208],"saturation-range":[212],"key":[214],"objectives":[216]},"counts_by_year":[],"updated_date":"2026-08-13T07:04:57.449891","created_date":"2026-02-12T00:00:00"}