{"id":"https://openalex.org/W7128611657","doi":"https://doi.org/10.1109/access.2026.3663750","title":"A 2.4-GHz Type-I Reference-Sampling Injection-Locked PLL With an RSPD-Based Injection Timing Calibration Loop","display_name":"A 2.4-GHz Type-I Reference-Sampling Injection-Locked PLL With an RSPD-Based Injection Timing Calibration Loop","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7128611657","doi":"https://doi.org/10.1109/access.2026.3663750"},"language":null,"primary_location":{"id":"doi:10.1109/access.2026.3663750","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3663750","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3663750","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5125662211","display_name":"Joohee Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2799726979","display_name":"Daewoo Electronics (South Korea)","ror":"https://ror.org/02z602v88","country_code":"KR","type":"company","lineage":["https://openalex.org/I2799726979"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joohee Lee","raw_affiliation_strings":["Mobile Division, Dongwoon Anatech, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0007-6468-5220","affiliations":[{"raw_affiliation_string":"Mobile Division, Dongwoon Anatech, Seoul, South Korea","institution_ids":["https://openalex.org/I2799726979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125677305","display_name":"Jae-Soub Han","orcid":null},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Soub Han","raw_affiliation_strings":["Department of Intelligent Semiconductor Engineering, Chung-Ang University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-0287-4011","affiliations":[{"raw_affiliation_string":"Department of Intelligent Semiconductor Engineering, Chung-Ang University, Seoul, South Korea","institution_ids":["https://openalex.org/I67900169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123526105","display_name":"J Seo","orcid":null},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jonghyun Seo","raw_affiliation_strings":["Department of Intelligent Semiconductor Engineering, Chung-Ang University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Intelligent Semiconductor Engineering, Chung-Ang University, Seoul, South Korea","institution_ids":["https://openalex.org/I67900169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125657397","display_name":"Dong-Hyun Yoon","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dong-Hyun Yoon","raw_affiliation_strings":["Memory Division, Samsung Electronics, Hwaseong-si, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-9394-8789","affiliations":[{"raw_affiliation_string":"Memory Division, Samsung Electronics, Hwaseong-si, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5125638693","display_name":"Kwang-Hyun Baek","orcid":null},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-Hyun Baek","raw_affiliation_strings":["School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-0046-3211","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronics Engineering, Chung-Ang University, Seoul, South Korea","institution_ids":["https://openalex.org/I67900169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12343485,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"25106","last_page":"25114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8662999868392944},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8442000150680542},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5884000062942505},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5667999982833862},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5622000098228455},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5514000058174133},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5016000270843506},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4749999940395355},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.46619999408721924}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8662999868392944},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8442000150680542},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5884000062942505},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5861999988555908},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5796999931335449},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5667999982833862},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5622000098228455},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5514000058174133},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5016000270843506},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4749999940395355},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.46619999408721924},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.46309998631477356},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.42160001397132874},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3928999900817871},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.373199999332428},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.3522000014781952},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.3409000039100647},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.3206000030040741},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.3122999966144562},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.2786000072956085},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.25690001249313354},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.2513999938964844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2026.3663750","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3663750","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3663750","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3663750","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4062837099","display_name":null,"funder_award_id":"RS-2025-02413438","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1971635427","https://openalex.org/W2069335439","https://openalex.org/W2097406868","https://openalex.org/W2100957399","https://openalex.org/W2121854746","https://openalex.org/W2161581992","https://openalex.org/W2167891824","https://openalex.org/W2172477025","https://openalex.org/W2342426112","https://openalex.org/W2462522525","https://openalex.org/W2546473725","https://openalex.org/W2790721690","https://openalex.org/W2792678133","https://openalex.org/W2899298050","https://openalex.org/W2913416661","https://openalex.org/W3000264207","https://openalex.org/W3016140008","https://openalex.org/W3030003518","https://openalex.org/W3040703042","https://openalex.org/W3094095022","https://openalex.org/W3145704239","https://openalex.org/W3176167732","https://openalex.org/W4285287043","https://openalex.org/W4293812167","https://openalex.org/W4403060856"],"related_works":[],"abstract_inverted_index":{"A":[0],"type-I":[1,125],"reference-sampling":[2,22],"injection-locked":[3,27],"phase-locked":[4],"loop":[5,53,131],"(RS-ILPLL)":[6],"for":[7,160],"low-jitter":[8],"clock":[9],"generation":[10],"is":[11,54],"presented.":[12],"For":[13],"the":[14,17,31,39,42,60,63,79,136],"first":[15],"time,":[16],"proposed":[18,137],"architecture":[19],"integrates":[20],"a":[21,75,82,97,117,123],"PLL":[23,28,64],"(RSPLL)":[24],"with":[25,41,122],"an":[26,103,151],"(IL-PLL),":[29],"combining":[30],"wide":[32],"lock":[33],"range":[34],"and":[35,65,88,102,133,144],"inherent":[36],"stability":[37],"of":[38,45,85,107],"RSPLL":[40],"noise-suppression":[43],"capability":[44],"injection":[46,50,66],"locking.":[47],"An":[48],"RSPD-based":[49],"timing":[51],"calibration":[52],"also":[55],"introduced":[56],"to":[57,116,128],"precisely":[58],"align":[59],"phase":[61],"between":[62],"paths":[67],"by":[68],"compensating":[69],"intrinsic":[70],"delay":[71],"mismatches.":[72],"Fabricated":[73],"in":[74],"65-nm":[76],"CMOS":[77],"process,":[78],"prototype":[80],"occupies":[81],"core":[83],"area":[84],"0.24":[86],"mm\u00b2":[87],"consumes":[89],"5.78":[90],"mW":[91],"at":[92],"2.4-GHz.":[93],"The":[94],"RS-ILPLL":[95,138],"achieves":[96],"9.1":[98],"dB":[99],"phase-noise":[100],"improvement":[101],"integrated":[104],"RMS":[105],"jitter":[106],"92.6":[108],"fs":[109],"(FoM1=":[110],"\u2013253":[111],"dB,FoM2=":[112],"\u2013266.8":[113],"dB),":[114],"corresponding":[115],"72":[118],"%":[119],"reduction":[120],"compared":[121],"conventional":[124],"RSPLL.":[126],"Owing":[127],"its":[129],"stable":[130],"dynamics":[132],"compact":[134],"implementation,":[135],"demonstrates":[139],"fast":[140],"locking,":[141],"low":[142,146],"power,":[143],"robust":[145],"noise":[147],"performance":[148],"without":[149],"requiring":[150],"auxiliary":[152],"FLL.":[153],"These":[154],"features":[155],"make":[156],"it":[157],"highly":[158],"suitable":[159],"next-generation":[161],"high-speed":[162],"clocking":[163],"applications.":[164]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2026-02-12T00:00:00"}