{"id":"https://openalex.org/W7128421900","doi":"https://doi.org/10.1109/access.2026.3662366","title":"Front-Side NMOS Connection as the Preferred Scheme: Quantifying the ~10\u00d7 Resistance Limit of NMOS-Backside in DBC 3DSFET SRAM","display_name":"Front-Side NMOS Connection as the Preferred Scheme: Quantifying the ~10\u00d7 Resistance Limit of NMOS-Backside in DBC 3DSFET SRAM","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7128421900","doi":"https://doi.org/10.1109/access.2026.3662366"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3662366","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3662366","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3662366","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102677233","display_name":"Yunho Shin","orcid":"https://orcid.org/0009-0002-1563-1078"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunho Shin","raw_affiliation_strings":["Department of Electronic Engineering, Hanyang University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0002-1563-1078","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000348054","display_name":"Duckseoung Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Duckseoung Kang","raw_affiliation_strings":["Samsung Electronics Company Ltd., Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Ltd., Suwon, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125457057","display_name":"Daewoong Kwon","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Daewoong Kwon","raw_affiliation_strings":["Department of Electronic Engineering, Hanyang University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5125461241","display_name":"Ilho Myeong","orcid":null},"institutions":[{"id":"https://openalex.org/I89440247","display_name":"Myongji University","ror":"https://ror.org/00s9dpb54","country_code":"KR","type":"education","lineage":["https://openalex.org/I89440247"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ilho Myeong","raw_affiliation_strings":["Department of Electronics Engineering, Myongji University, Yongin-si, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-3662-0231","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Myongji University, Yongin-si, South Korea","institution_ids":["https://openalex.org/I89440247"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11727661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"27374","last_page":"27380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.7419999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.7419999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.05739999935030937,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0348999984562397,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9735999703407288},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8611999750137329},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6850000023841858},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6567999720573425},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4198000133037567},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.38989999890327454},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.3199999928474426}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9735999703407288},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8611999750137329},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6850000023841858},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6567999720573425},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6381000280380249},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.47369998693466187},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46309998631477356},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4198000133037567},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39739999175071716},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.38989999890327454},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.3199999928474426},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.319599986076355},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3012999892234802},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.299699991941452},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2937000095844269},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.29339998960494995},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.2840999960899353},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2818000018596649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.27709999680519104}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3662366","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3662366","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:9d75bf3896a24371b09a98f39d8b89f4","is_oa":true,"landing_page_url":"https://doaj.org/article/9d75bf3896a24371b09a98f39d8b89f4","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 27374-27380 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3662366","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3662366","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"In":[0,77],"3-Dimensional":[1],"Stacked":[2],"FET":[3],"(3DSFET)":[4],"technology":[5],"beyond":[6],"the":[7],"1":[8],"nm":[9],"node,":[10],"direct":[11],"backside":[12,79],"contact":[13],"(DBC)":[14],"has":[15],"emerged":[16],"as":[17,91,93],"an":[18],"effective":[19],"approach":[20],"to":[21,98],"continue":[22],"scaling":[23],"of":[24,65],"both":[25],"logic":[26],"and":[27,39,50,62,73,84],"SRAM":[28,57],"bit":[29,58],"cells.":[30],"Two":[31],"NMOS":[32,51,80],"connection":[33],"strategies":[34],"under":[35],"DBC":[36,49,105],"integration\u2014backside":[37],"routing":[38,81],"front-side":[40,53],"routing\u2014are":[41],"analyzed.":[42],"The":[43],"hybrid":[44],"configuration,":[45],"with":[46],"PMOS":[47],"using":[48,52],"contact,":[54],"achieves":[55],"~30%":[56],"cell":[59],"area":[60,83],"reduction":[61],"performance":[63],"gains":[64],"7.2%":[66,74],"in":[67,71,75,107],"PD/PG":[68],"on-current,":[69],"4.7%":[70],"IREAD,":[72],"Gamma.":[76],"contrast,":[78],"increases":[82],"resistance,":[85],"but":[86],"reliable":[87],"operation":[88],"is":[89,96],"preserved":[90],"long":[92],"resistance":[94],"growth":[95],"limited":[97],"~10\u00d7,":[99],"establishing":[100],"a":[101],"practical":[102],"margin":[103],"for":[104],"adoption":[106],"future":[108],"high-density":[109],"SRAM.":[110]},"counts_by_year":[],"updated_date":"2026-02-25T06:17:34.324206","created_date":"2026-02-10T00:00:00"}