{"id":"https://openalex.org/W7127409305","doi":"https://doi.org/10.1109/access.2026.3660349","title":"Suppressing the Capacitive Coupling by Adjusting the Precharge Biasing Scheme in a Two-Transistor Dynamic Random-Access Memory Operation","display_name":"Suppressing the Capacitive Coupling by Adjusting the Precharge Biasing Scheme in a Two-Transistor Dynamic Random-Access Memory Operation","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7127409305","doi":"https://doi.org/10.1109/access.2026.3660349"},"language":null,"primary_location":{"id":"doi:10.1109/access.2026.3660349","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3660349","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3660349","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048776874","display_name":"Ju Hong Min","orcid":"https://orcid.org/0009-0001-2955-8732"},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ju Hong Min","raw_affiliation_strings":["Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, Republic of Korea"],"raw_orcid":"https://orcid.org/0009-0001-2955-8732","affiliations":[{"raw_affiliation_string":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, Republic of Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124942790","display_name":"Jihun Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jihun Kang","raw_affiliation_strings":["Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, Republic of Korea"],"raw_orcid":"https://orcid.org/0009-0004-1793-582X","affiliations":[{"raw_affiliation_string":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, Republic of Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101826014","display_name":"Jang Hyun Kim","orcid":"https://orcid.org/0000-0002-5936-4314"},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jang Hyun Kim","raw_affiliation_strings":["Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, Republic of Korea"],"raw_orcid":"https://orcid.org/0000-0002-5936-4314","affiliations":[{"raw_affiliation_string":"Department of Intelligence Semiconductor Engineering, Ajou University, Suwon, Republic of Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109390357","display_name":"Seongjae Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I138925566","display_name":"Ewha Womans University","ror":"https://ror.org/053fp5c05","country_code":"KR","type":"education","lineage":["https://openalex.org/I138925566"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seongjae Cho","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Ewha Womans University, Seoul, Republic of Korea"],"raw_orcid":"https://orcid.org/0000-0001-8520-718X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Ewha Womans University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I138925566"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13436058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"20620","last_page":"20627"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.5728999972343445,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.5728999972343445,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.14259999990463257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.11890000104904175,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7419000267982483},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.621399998664856},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5839999914169312},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5759000182151794},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5526999831199646},{"id":"https://openalex.org/keywords/capacitive-coupling","display_name":"Capacitive coupling","score":0.5493999719619751},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5426999926567078},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5263000130653381},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4691999852657318},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4390000104904175}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7419000267982483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6976000070571899},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.621399998664856},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5839999914169312},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5759000182151794},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5526999831199646},{"id":"https://openalex.org/C68278764","wikidata":"https://www.wikidata.org/wiki/Q444167","display_name":"Capacitive coupling","level":3,"score":0.5493999719619751},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5426999926567078},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5263000130653381},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4691999852657318},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4390000104904175},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.4318999946117401},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4307999908924103},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4187000095844269},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41679999232292175},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.3982999920845032},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.3725000023841858},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3610000014305115},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3424000144004822},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3416000008583069},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.33070001006126404},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.3285999894142151},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3125},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.30970001220703125},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.30160000920295715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3009999990463257},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.2971000075340271},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29159998893737793},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2888999879360199},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2858000099658966},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2831999957561493},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2759000062942505},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.26930001378059387},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.2662999927997589},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.26510000228881836},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2621000111103058},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.26089999079704285},{"id":"https://openalex.org/C2780945871","wikidata":"https://www.wikidata.org/wiki/Q194274","display_name":"Backup","level":2,"score":0.26080000400543213},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25949999690055847},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2556999921798706}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2026.3660349","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3660349","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3660349","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3660349","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4057798150","display_name":null,"funder_award_id":"RS-2024-00355931","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"}],"funders":[{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2170257519","https://openalex.org/W2904299207","https://openalex.org/W2920326572","https://openalex.org/W2960205134","https://openalex.org/W2990591126","https://openalex.org/W3013080934","https://openalex.org/W3013739639","https://openalex.org/W3026786299","https://openalex.org/W3044878782","https://openalex.org/W3091826466","https://openalex.org/W3091969046","https://openalex.org/W3134703406","https://openalex.org/W3158458703","https://openalex.org/W3214143889","https://openalex.org/W4317793567","https://openalex.org/W4381050415","https://openalex.org/W4381327839","https://openalex.org/W4383501691","https://openalex.org/W4385192524","https://openalex.org/W4391622561","https://openalex.org/W4400276517","https://openalex.org/W4403094991"],"related_works":[],"abstract_inverted_index":{"In":[0],"this":[1],"study,":[2],"the":[3,11,23,55,91,100,110,126,136,145,148,154,161,169,173,201,206],"impact":[4,190],"of":[5,15,54,76,90,147,163,179,208],"capacitive":[6],"coupling":[7],"(CC)":[8],"caused":[9],"by":[10],"parasitic":[12],"capacitance":[13],"components":[14],"metal-oxide":[16],"semiconductor":[17],"field":[18],"effect":[19,162],"transistors":[20,138],"(MOSFETs)":[21],"on":[22,64,172,191,200],"data":[24,131,174],"stored":[25,175],"in":[26,106,117,165,176,210],"a":[27,37,62,115,180],"two-transistor":[28],"dynamic":[29],"random-access":[30],"memory":[31],"(2T":[32],"DRAM),":[33],"is":[34,42,120,132,157,185],"investigated,":[35],"and":[36,94,150,205],"method":[38],"to":[39,68,123,153,159,187],"suppress":[40],"CC":[41,149,164],"proposed.":[43],"Recently,":[44],"processing-in-memory":[45],"(PIM)":[46],"has":[47,80,114],"been":[48],"getting":[49],"increasing":[50,69],"popularity":[51],"as":[52],"one":[53],"emerging":[56],"technologies":[57],"for":[58],"future":[59],"computing":[60],"with":[61,73,88],"focus":[63],"data-centric":[65],"operations":[66],"due":[67],"applications":[70],"which":[71,98],"deal":[72],"large":[74],"amounts":[75],"data.":[77],"2T":[78,101,111,166],"DRAM":[79,102,112],"advantages":[81],"at":[82,139],"high-speed":[83],"inference":[84],"operations,":[85],"cell":[86,113,178],"scalability":[87],"truncation":[89],"bulky":[92],"capacitor,":[93],"full":[95],"Si":[96],"processing-capability,":[97],"makes":[99],"PIM":[103],"more":[104],"favorable":[105],"chip":[107],"implementation.":[108],"However,":[109],"weakness":[116],"that":[118],"it":[119],"highly":[121],"susceptible":[122],"coupling,":[124],"because":[125],"storage":[127],"node":[128],"(SN),":[129],"where":[130],"stored,":[133],"exists":[134],"between":[135],"two":[137],"floating":[140],"state.":[141],"This":[142],"work":[143],"investigates":[144],"cause":[146],"explains":[151],"how":[152],"precharge":[155],"voltage":[156],"used":[158],"reduce":[160],"DRAM.":[167],"Furthermore,":[168],"disturbance":[170],"based":[171,199],"each":[177],"32":[181,183],"\u00d7":[182],"array":[184],"analyzed":[186],"determine":[188],"its":[189,211],"read":[192],"operations.":[193],"The":[194],"overall":[195],"circuit":[196],"simulations":[197],"are":[198,214],"65-nm":[202],"standard":[203],"process":[204],"effects":[207],"parameters":[209],"model":[212],"library":[213],"examined.":[215]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-02-04T00:00:00"}