{"id":"https://openalex.org/W7123340062","doi":"https://doi.org/10.1109/access.2026.3652855","title":"SAPHO\u2014Scalable-Architecture Processor for Hardware Optimization: An FPGA Customizable Implementation Approach","display_name":"SAPHO\u2014Scalable-Architecture Processor for Hardware Optimization: An FPGA Customizable Implementation Approach","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7123340062","doi":"https://doi.org/10.1109/access.2026.3652855"},"language":null,"primary_location":{"id":"doi:10.1109/access.2026.3652855","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3652855","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3652855","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5122903312","display_name":"Eder B. Kapisch","orcid":null},"institutions":[{"id":"https://openalex.org/I101100930","display_name":"Universidade Federal de Juiz de Fora","ror":"https://ror.org/04yqw9c44","country_code":"BR","type":"education","lineage":["https://openalex.org/I101100930"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Eder Barboza Kapisch","raw_affiliation_strings":["Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil"],"affiliations":[{"raw_affiliation_string":"Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil","institution_ids":["https://openalex.org/I101100930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068225948","display_name":"Melissa Santos Aguiar","orcid":"https://orcid.org/0000-0002-5623-8128"},"institutions":[{"id":"https://openalex.org/I101100930","display_name":"Universidade Federal de Juiz de Fora","ror":"https://ror.org/04yqw9c44","country_code":"BR","type":"education","lineage":["https://openalex.org/I101100930"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Melissa Santos Aguiar","raw_affiliation_strings":["Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil"],"affiliations":[{"raw_affiliation_string":"Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil","institution_ids":["https://openalex.org/I101100930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122874059","display_name":"Luciano M. A. Filho","orcid":null},"institutions":[{"id":"https://openalex.org/I101100930","display_name":"Universidade Federal de Juiz de Fora","ror":"https://ror.org/04yqw9c44","country_code":"BR","type":"education","lineage":["https://openalex.org/I101100930"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Manh\u00e3es de Andrade Filho","raw_affiliation_strings":["Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil"],"affiliations":[{"raw_affiliation_string":"Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil","institution_ids":["https://openalex.org/I101100930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084702471","display_name":"L. R. M. Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I101100930","display_name":"Universidade Federal de Juiz de Fora","ror":"https://ror.org/04yqw9c44","country_code":"BR","type":"education","lineage":["https://openalex.org/I101100930"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leandro Rodrigues Manso Silva","raw_affiliation_strings":["Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil"],"affiliations":[{"raw_affiliation_string":"Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil","institution_ids":["https://openalex.org/I101100930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5122903312"],"corresponding_institution_ids":["https://openalex.org/I101100930"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13708999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"6820","last_page":"6832"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5971999764442444,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5971999764442444,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.19110000133514404,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.07540000230073929,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.646399974822998},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6240000128746033},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5626999735832214},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5415999889373779},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.4514000117778778},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.35179999470710754},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.34940001368522644},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.32589998841285706}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8162000179290771},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.646399974822998},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6240000128746033},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5626999735832214},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5580000281333923},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5444999933242798},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5415999889373779},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.4514000117778778},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.35179999470710754},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.34940001368522644},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33719998598098755},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.32589998841285706},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3156999945640564},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.3034000098705292},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.2946000099182129},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.28519999980926514},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.28439998626708984},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2745000123977661},{"id":"https://openalex.org/C94196362","wikidata":"https://www.wikidata.org/wiki/Q5198153","display_name":"Cycle count","level":2,"score":0.27399998903274536},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.2721000015735626},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.2653999924659729},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.26339998841285706},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.2596000134944916}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2026.3652855","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3652855","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3652855","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3652855","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.7099277973175049,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1581808154","https://openalex.org/W2016346377","https://openalex.org/W2018426736","https://openalex.org/W2039120309","https://openalex.org/W2360837283","https://openalex.org/W2498448160","https://openalex.org/W2555994004","https://openalex.org/W2562778010","https://openalex.org/W2585514748","https://openalex.org/W2807716734","https://openalex.org/W2917383172","https://openalex.org/W3065439923","https://openalex.org/W4205729510","https://openalex.org/W4230737292","https://openalex.org/W4302437260","https://openalex.org/W4318570683","https://openalex.org/W4364321899","https://openalex.org/W4366283443","https://openalex.org/W4376144198","https://openalex.org/W4391954763","https://openalex.org/W4394786560","https://openalex.org/W4405485531","https://openalex.org/W4406695923","https://openalex.org/W4411231969"],"related_works":[],"abstract_inverted_index":{"Soft-core":[0],"processors":[1,38],"are":[2],"increasingly":[3],"being":[4],"used":[5],"in":[6,19,58,191,256],"Field":[7],"Programmable":[8],"Gate":[9],"Arrays":[10],"(FPGAs)":[11],"to":[12,97,117,156,209,233,264],"implement":[13],"complex":[14],"functions":[15],"at":[16],"critical":[17],"points":[18],"embedded":[20,180,291],"systems,":[21],"where":[22],"a":[23,41,77,125,157,192,254],"pure":[24],"firmware":[25],"solution":[26],"would":[27],"demand":[28],"excessive":[29],"development":[30],"effort":[31],"or":[32,134],"hardware":[33,59,105,168,279],"resources.":[34],"However,":[35],"most":[36],"existing":[37],"rely":[39],"on":[40,202,214],"fixed":[42,133,193],"architecture,":[43],"allocating":[44],"the":[45,53,98,139,203,215,234,268],"same":[46],"amount":[47],"of":[48,52,141,195,211],"logic":[49,94,108,243],"resources":[50],"regardless":[51],"application.":[54],"This":[55,101],"typically":[56],"results":[57,183,273],"over-provisioning,":[60],"oversized":[61],"data":[62,86,219],"word":[63],"lengths,":[64],"and":[65,85,93,111,170,176,218,246,281,287],"unnecessary":[66],"power":[67,251,259],"consumption.":[68],"To":[69],"overcome":[70],"these":[71],"limitations,":[72],"this":[73],"work":[74],"presents":[75],"SAPHO,":[76],"self-scalable":[78],"processor":[79,162,216],"that":[80,137,185,275],"automatically":[81],"adjusts":[82],"its":[83,91],"program":[84],"memories":[87],"as":[88,90],"well":[89],"arithmetic":[92,189],"circuits":[95],"according":[96],"software":[99],"requirements.":[100],"design":[102],"paradigm":[103],"reduces":[104,227],"waste,":[106],"lowers":[107],"element":[109],"utilization,":[110],"enables":[112],"more":[113],"energy-efficient":[114],"execution":[115,140,171,228,283],"compared":[116,155,232,266],"conventional":[118],"soft-core":[119,161],"processors.":[120],"In":[121,221],"addition,":[122],"SAPHO":[123,165,186,226,240,276],"incorporates":[124],"combinational":[126],"Arithmetic":[127],"Logic":[128],"Unit":[129],"(ALU),":[130],"configurable":[131],"for":[132,178,289],"floating-point":[135],"operations,":[136],"guarantees":[138],"one":[142],"instruction":[143],"per":[144],"clock":[145,197],"cycle":[146],"without":[147],"pipeline":[148],"stalls.":[149],"Performance":[150],"evaluation":[151],"demonstrates":[152],"that,":[153],"when":[154],"widely":[158],"adopted":[159],"commercial":[160],"(NIOS":[163],"II),":[164],"achieves":[166,277],"lower":[167,248,278],"cost":[169,280],"time":[172,229],"while":[173,284],"maintaining":[174,285],"scalability":[175,286],"flexibility":[177,288],"different":[179,290],"applications.":[181,292],"Experimental":[182],"show":[184],"executes":[187],"all":[188],"operations":[190,201],"sequence":[194],"13":[196],"cycles,":[198],"whereas":[199],"equivalent":[200],"NIOS":[204,236,269],"II":[205,237,270],"require":[206],"from":[207,262],"tens":[208],"thousands":[210],"cycles":[212],"depending":[213],"configuration":[217],"type.":[220],"an":[222],"8-point":[223],"FFT":[224],"benchmark,":[225],"by":[230],"77.36%":[231],"fastest":[235],"configuration.":[238],"Furthermore,":[239],"requires":[241],"fewer":[242],"elements":[244],"(LEs)":[245],"exhibits":[247],"dynamic":[249,257],"core":[250,258],"consumption,":[252],"showing":[253],"reduction":[255],"consumption":[260],"ranging":[261],"15%":[263],"33%":[265],"with":[267],"variants.":[271],"These":[272],"demonstrate":[274],"faster":[282]},"counts_by_year":[],"updated_date":"2026-01-20T17:24:06.736184","created_date":"2026-01-14T00:00:00"}