{"id":"https://openalex.org/W7123339412","doi":"https://doi.org/10.1109/access.2026.3652459","title":"Hardware-Software Complex for Network-on-Chip Prototyping Using Multiple FPGAs","display_name":"Hardware-Software Complex for Network-on-Chip Prototyping Using Multiple FPGAs","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7123339412","doi":"https://doi.org/10.1109/access.2026.3652459"},"language":null,"primary_location":{"id":"doi:10.1109/access.2026.3652459","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3652459","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3652459","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093026311","display_name":"Mikhail Y. Romashikhin","orcid":"https://orcid.org/0009-0005-1604-3333"},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Mikhail Y. Romashikhin","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060261504","display_name":"A. Yu. Romanov","orcid":"https://orcid.org/0000-0002-9410-9431"},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Aleksandr Y. Romanov","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5093026311"],"corresponding_institution_ids":["https://openalex.org/I118501908"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07040062,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"7921","last_page":"7931"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.3237999975681305,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.3237999975681305,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.06750000268220901,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.057500001043081284,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7817999720573425},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7185999751091003},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6414999961853027},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.6233000159263611},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.5547999739646912},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5306000113487244},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4957999885082245},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4742000102996826},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.3682999908924103}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7817999720573425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7350000143051147},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7185999751091003},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6414999961853027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6322000026702881},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.6233000159263611},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.5547999739646912},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5306000113487244},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4957999885082245},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4742000102996826},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46720001101493835},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40139999985694885},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.3682999908924103},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.3578000068664551},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.3458999991416931},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.3296000063419342},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.302700012922287},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.2976999878883362},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.2953000068664551},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2736000120639801},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.27059999108314514},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.2678999900817871},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.2623000144958496},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.2597000002861023},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.25600001215934753},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.2500999867916107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2026.3652459","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3652459","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3652459","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3652459","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8983566079","display_name":null,"funder_award_id":"25-11-00248","funder_id":"https://openalex.org/F4320324099","funder_display_name":"Russian Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320324099","display_name":"Russian Science Foundation","ror":"https://ror.org/03y2gwe85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1555551002","https://openalex.org/W1844062130","https://openalex.org/W1978718914","https://openalex.org/W2002846181","https://openalex.org/W2032699516","https://openalex.org/W2065534115","https://openalex.org/W2077468904","https://openalex.org/W2081479684","https://openalex.org/W2091518118","https://openalex.org/W2096965884","https://openalex.org/W2100006166","https://openalex.org/W2116886065","https://openalex.org/W2140415683","https://openalex.org/W2141600480","https://openalex.org/W2152150905","https://openalex.org/W2162751857","https://openalex.org/W2344923855","https://openalex.org/W2404867948","https://openalex.org/W2476073200","https://openalex.org/W2498216762","https://openalex.org/W2739366726","https://openalex.org/W2784117024","https://openalex.org/W2809268669","https://openalex.org/W2949131874","https://openalex.org/W2964312610","https://openalex.org/W3080159074","https://openalex.org/W3092302326","https://openalex.org/W3101991322","https://openalex.org/W3130437014","https://openalex.org/W3153161784","https://openalex.org/W4213085691","https://openalex.org/W4233947285","https://openalex.org/W4236227963","https://openalex.org/W4237136126","https://openalex.org/W4237475180","https://openalex.org/W4244143979","https://openalex.org/W4248057375","https://openalex.org/W4250310797","https://openalex.org/W4313571825","https://openalex.org/W4313894250","https://openalex.org/W4321637082","https://openalex.org/W4383912841","https://openalex.org/W4387445392","https://openalex.org/W4399924511"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,70,119,148],"hardware-software":[4],"multi-FPGA":[5,80,132],"complex":[6,31,81,133],"designed":[7],"for":[8,16,22,48,136],"hardware":[9,51],"prototyping":[10,24,138],"of":[11,19,29,54,78,89,95,98,110,113,121,126,139,150],"networks-on-chip":[12],"(NoCs).":[13],"The":[14,27,76,93,124],"rationale":[15],"the":[17,30,36,46,67,79,87,99,103,111,131],"use":[18],"multiple":[20],"FPGAs":[21],"NoC":[23,47,137,154],"is":[25,134],"given.":[26],"architecture":[28],"and":[32,42,108,142],"its":[33],"components":[34],"-":[35,73],"software":[37],"part":[38,52],"generating":[39],"top-level":[40],"files":[41,44],"configuration":[43],"describing":[45],"several":[49],"FPGAs,":[50,58,62],"consisting":[53],"interfacing":[55],"switches":[56],"between":[57],"SoM":[59],"modules":[60,68],"with":[61],"printed":[63],"circuit":[64],"board":[65],"connecting":[66],"by":[69,85,102],"data":[71],"bus":[72],"were":[74,116],"developed.":[75],"work":[77],"developed":[82,128],"was":[83],"tested":[84],"calculating":[86],"examples":[88],"parallel":[90,122,140],"computing":[91],"tasks.":[92],"calculation":[94],"100":[96],"digits":[97],"\u03c0":[100],"number":[101],"Madhava":[104],"series,":[105],"Monte-Carlo":[106],"method,":[107],"solution":[109],"system":[112],"linear":[114],"equations":[115],"chosen":[117],"as":[118],"task":[120],"calculations.":[123],"evaluation":[125],"benchmark":[127],"showed":[129],"that":[130],"suitable":[135],"calculations":[141],"can":[143],"be":[144],"used":[145],"in":[146],"solving":[147],"variety":[149],"engineering":[151],"problems":[152],"besides":[153],"prototyping.":[155]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2026-01-14T00:00:00"}