{"id":"https://openalex.org/W7118413136","doi":"https://doi.org/10.1109/access.2026.3651684","title":"Generation of Synthesizable Verilog Code From Natural Language Specifications","display_name":"Generation of Synthesizable Verilog Code From Natural Language Specifications","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7118413136","doi":"https://doi.org/10.1109/access.2026.3651684"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3651684","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3651684","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3651684","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5122022956","display_name":"Daniil S. Yashchenko","orcid":null},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Daniil S. Yashchenko","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060261504","display_name":"A. Yu. Romanov","orcid":"https://orcid.org/0000-0002-9410-9431"},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Aleksandr Y. Romanov","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Artur A. Ziazetdinov","orcid":null},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Artur A. Ziazetdinov","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044486549","display_name":"Dmitry Telpukhov","orcid":"https://orcid.org/0000-0001-9551-0748"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dmitry V. Telpukhov","raw_affiliation_strings":["AlphaChip LLC, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"AlphaChip LLC, Moscow, Russia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107744098","display_name":"A. A. Ziazetdinov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roman A. Solovyev","raw_affiliation_strings":["AlphaChip LLC, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"AlphaChip LLC, Moscow, Russia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5122022956"],"corresponding_institution_ids":["https://openalex.org/I118501908"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02512077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"4990","last_page":"5001"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.4101000130176544,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.4101000130176544,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.28790000081062317,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.05270000174641609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.775600016117096},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5471000075340271},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5471000075340271},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5284000039100647},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.41280001401901245},{"id":"https://openalex.org/keywords/redundant-code","display_name":"Redundant code","score":0.4049000144004822},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.3686000108718872},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.35679998993873596},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.35440000891685486}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.882099986076355},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.775600016117096},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6793000102043152},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5471000075340271},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5471000075340271},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5284000039100647},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.41280001401901245},{"id":"https://openalex.org/C151578736","wikidata":"https://www.wikidata.org/wiki/Q1251793","display_name":"Redundant code","level":4,"score":0.4049000144004822},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40369999408721924},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.3686000108718872},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.35679998993873596},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.35440000891685486},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.3499000072479248},{"id":"https://openalex.org/C58646249","wikidata":"https://www.wikidata.org/wiki/Q127380","display_name":"Abstract syntax tree","level":3,"score":0.3312999904155731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32899999618530273},{"id":"https://openalex.org/C201677973","wikidata":"https://www.wikidata.org/wiki/Q1209840","display_name":"Specification language","level":2,"score":0.3230000138282776},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.314300000667572},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.31119999289512634},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.3086000084877014},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.30640000104904175},{"id":"https://openalex.org/C92966194","wikidata":"https://www.wikidata.org/wiki/Q651794","display_name":"Compiled language","level":4,"score":0.3003999888896942},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.29319998621940613},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2913999855518341},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2849000096321106},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2815999984741211},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.26179999113082886},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.260699987411499}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3651684","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3651684","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:82b6ea5ef8a64e1bbf99eb43a4e4d021","is_oa":true,"landing_page_url":"https://doaj.org/article/82b6ea5ef8a64e1bbf99eb43a4e4d021","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 4990-5001 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3651684","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3651684","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2140054881","https://openalex.org/W3081168214","https://openalex.org/W3082750925","https://openalex.org/W3102587788","https://openalex.org/W4309674289","https://openalex.org/W4385245566","https://openalex.org/W4388214908","https://openalex.org/W4389166737","https://openalex.org/W4391110576","https://openalex.org/W4391681217","https://openalex.org/W4403024093","https://openalex.org/W4403511190","https://openalex.org/W4410061981","https://openalex.org/W4410582555","https://openalex.org/W4410887369","https://openalex.org/W4410887534","https://openalex.org/W4413145157","https://openalex.org/W4415004459"],"related_works":[],"abstract_inverted_index":{"This":[0],"study":[1],"presents":[2],"a":[3,34,136,187],"method":[4,145],"for":[5,10,68,149,190,195],"generating":[6],"synthesizable":[7,167],"Verilog":[8,113,191],"code":[9,114,192],"digital":[11,201],"integrated":[12],"circuits":[13],"directly":[14],"from":[15,116,163],"natural-language":[16],"specifications.":[17],"The":[18,49,84,108],"approach":[19],"combines":[20],"large":[21,177],"language":[22,118,178],"models":[23,86],"with":[24,33,181],"parameter-efficient":[25],"fine-tuning\u2014specifically,":[26],"Low-Rank":[27,31],"Adaptation":[28],"and":[29,45,55,66,105,131,156,184,194],"Quantized":[30],"Adaptation\u2014together":[32],"specialized":[35],"corpus":[36],"of":[37,96,176,199],"specification\u2013code":[38],"pairs":[39],"that":[40,60,111],"covers":[41],"common":[42],"design":[43,150],"patterns":[44],"varying":[46],"task":[47],"complexity.":[48],"pipeline":[50],"includes":[51],"automated":[52],"compilation,":[53],"simulation,":[54],"synthesizability":[56],"checks":[57],"to":[58,98,161,166],"ensure":[59],"outputs":[61],"are":[62],"both":[63,103],"syntactically":[64],"correct":[65],"suitable":[67],"downstream":[69],"tool":[70],"flows.":[71],"Evaluation":[72],"is":[73],"performed":[74],"using":[75],"the":[76,80,144,158,171,174,197],"pass-at-k":[77,95],"metric":[78],"on":[79,135],"standardized":[81],"VerilogEval":[82],"benchmark.":[83],"fine-tuned":[85],"substantially":[87],"improve":[88],"functional":[89],"correctness":[90],"over":[91],"untuned":[92],"baselines,":[93],"achieving":[94],"up":[97],"0.88":[99],"while":[100],"markedly":[101],"reducing":[102],"syntax":[104],"logic":[106],"errors.":[107],"results":[109],"indicate":[110],"reliable":[112],"generation":[115,193],"natural":[117],"can":[119],"be":[120],"achieved":[121],"under":[122],"constrained":[123],"compute":[124],"budgets;":[125],"in":[126],"our":[127],"setup,":[128],"effective":[129],"training":[130],"inference":[132],"remained":[133],"feasible":[134],"single":[137],"graphics":[138],"processing":[139],"unit.":[140],"Beyond":[141],"empirical":[142],"gains,":[143],"demonstrates":[146],"practical":[147],"value":[148],"automation":[151],"by":[152],"shortening":[153],"iteration":[154],"cycles":[155],"lowering":[157],"effort":[159],"needed":[160],"move":[162],"textual":[164],"requirements":[165],"hardware":[168],"modules.":[169],"Overall,":[170],"findings":[172],"support":[173],"use":[175],"models,":[179],"paired":[180],"targeted":[182],"data":[183],"validation,":[185],"as":[186],"viable":[188],"pathway":[189],"accelerating":[196],"development":[198],"complex":[200],"devices.":[202]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2026-01-08T00:00:00"}