{"id":"https://openalex.org/W7118186366","doi":"https://doi.org/10.1109/access.2026.3650973","title":"Scalable Network-on-Chip Design for FPGA Implementation","display_name":"Scalable Network-on-Chip Design for FPGA Implementation","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7118186366","doi":"https://doi.org/10.1109/access.2026.3650973"},"language":null,"primary_location":{"id":"doi:10.1109/access.2026.3650973","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3650973","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3650973","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086557826","display_name":"Mekala Bindu Bhargavi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Mekala Bindu Bhargavi","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India","institution_ids":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108184051","display_name":"Sai Siddharth Rokkam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sai Siddharth Rokkam","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India","institution_ids":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121974019","display_name":"Vattipelli Srinath","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vattipelli Srinath","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India","institution_ids":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121924478","display_name":"Sri Parameswaran","orcid":null},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sri Parameswaran","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Sydney, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Sydney, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108117366","display_name":"J. Soumya","orcid":"https://orcid.org/0000-0003-0112-8383"},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Soumya","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India","institution_ids":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5086557826"],"corresponding_institution_ids":["https://openalex.org/I4210101034","https://openalex.org/I74796645"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.045985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"5746","last_page":"5763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7408000230789185},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6794999837875366},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5321000218391418},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5235999822616577},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5175999999046326},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.48919999599456787},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.41819998621940613},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.37560001015663147},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.36070001125335693},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.3474000096321106}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8012999892234802},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7408000230789185},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6794999837875366},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6190000176429749},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5321000218391418},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5235999822616577},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5228000283241272},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5175999999046326},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.48919999599456787},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.41819998621940613},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.37560001015663147},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.36070001125335693},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.3474000096321106},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3370000123977661},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.3249000012874603},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.3248000144958496},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.32330000400543213},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3160000145435333},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.31459999084472656},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3093000054359436},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.30660000443458557},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.30480000376701355},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.28220000863075256},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.27790001034736633},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.27559998631477356},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.2644999921321869},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.260699987411499},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.2587999999523163},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.25859999656677246},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.25209999084472656},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.2515999972820282},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2515999972820282},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.25099998712539673},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2026.3650973","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3650973","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3650973","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3650973","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.9044299125671387,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1984520032","https://openalex.org/W2033419605","https://openalex.org/W2035224686","https://openalex.org/W2044280315","https://openalex.org/W2089155985","https://openalex.org/W2108827571","https://openalex.org/W2125263353","https://openalex.org/W2159001247","https://openalex.org/W2160642395","https://openalex.org/W2166379031","https://openalex.org/W2546835210","https://openalex.org/W2548998814","https://openalex.org/W2736014845","https://openalex.org/W2788726558","https://openalex.org/W2981117684","https://openalex.org/W3007062082","https://openalex.org/W3148189932","https://openalex.org/W4213170889","https://openalex.org/W4226454793","https://openalex.org/W4285177359","https://openalex.org/W4293159304","https://openalex.org/W4304208379","https://openalex.org/W4378801064","https://openalex.org/W4387422560","https://openalex.org/W4399723170","https://openalex.org/W4403277995","https://openalex.org/W4410553029","https://openalex.org/W4411055513"],"related_works":[],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"technology":[2],"has":[3],"become":[4],"a":[5,23,54,87,177],"fundamental":[6],"solution":[7,182],"to":[8,67,106],"address":[9],"communication":[10],"bottlenecks":[11],"and":[12,26,47,63,73,84,100,123,146,161,180],"scalability":[13],"challenges":[14],"in":[15],"modern":[16],"System-on-Chip":[17],"(SoC)":[18],"architectures.":[19],"This":[20],"paper":[21],"presents":[22],"fully":[24],"automated":[25],"scalable":[27,184],"NoC":[28,80],"design":[29,75,98,136],"framework":[30,170,175],"capable":[31],"of":[32],"generating":[33],"synthesizable":[34],"Verilog":[35],"code":[36],"for":[37,111,116,121,127,139,183],"diverse":[38],"topologies,":[39],"including":[40],"Mesh,":[41,112],"Torus,":[42,117],"Butterfly":[43],"Fat":[44],"Tree":[45],"(BFT),":[46],"Custom":[48,128],"configurations.":[49],"The":[50,78,134],"framework,":[51],"based":[52],"on":[53,86],"wormhole":[55],"router":[56],"architecture,":[57],"automatically":[58],"configures":[59],"interconnections,":[60],"routing":[61],"paths,":[62],"network":[64],"parameters":[65],"according":[66],"user":[68],"specifications,":[69],"eliminating":[70],"manual":[71,132],"intervention":[72],"reducing":[74],"time":[76],"errors.":[77],"generated":[79],"architectures":[81],"were":[82],"synthesized":[83],"verified":[85],"Xilinx":[88],"Virtex-7":[89],"Field":[90],"Programmable":[91],"Gate":[92],"Array":[93],"(FPGA)":[94],"using":[95],"Vivado,":[96],"demonstrating":[97],"adaptability":[99],"efficiency.":[101],"Experimental":[102],"results":[103],"show":[104,151],"up":[105],"\u223c":[107,113,118,124],"12,":[108],"500":[109,115],"speed-up":[110],"11,":[114],"10,":[119,125],"800":[120],"BFT,":[122],"200":[126],"topologies":[129],"compared":[130],"with":[131],"approaches.":[133],"proposed":[135],"was":[137],"evaluated":[138],"throughput,":[140],"latency,":[141],"packet":[142],"delivery":[143],"ratio":[144],"(PDR),":[145],"energy":[147,164],"per":[148],"packet.":[149],"Results":[150],"that":[152],"the":[153,157,162,169,173],"BFT":[154],"topology":[155],"delivers":[156],"highest":[158],"PDR":[159],"(98.2%)":[160],"lowest":[163],"consumption":[165],"(1.80":[166],"nJ),":[167],"confirming":[168],"scalability.":[171],"Overall,":[172],"AutoNoC":[174],"offers":[176],"reconfigurable,":[178],"topology-independent,":[179],"FPGA-compatible":[181],"SoC":[185],"communication.":[186]},"counts_by_year":[],"updated_date":"2026-02-23T20:09:44.859080","created_date":"2026-01-05T00:00:00"}