{"id":"https://openalex.org/W4416965866","doi":"https://doi.org/10.1109/access.2025.3639651","title":"Efficient Majority Logic Parallel-Prefix Adder Design","display_name":"Efficient Majority Logic Parallel-Prefix Adder Design","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4416965866","doi":"https://doi.org/10.1109/access.2025.3639651"},"language":null,"primary_location":{"id":"doi:10.1109/access.2025.3639651","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3639651","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3639651","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110093376","display_name":"C. Efstathiou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094138","display_name":"University of West Attica","ror":"https://ror.org/00r2r5k05","country_code":"GR","type":"education","lineage":["https://openalex.org/I4210094138"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Constantinos Efstathiou","raw_affiliation_strings":["Department of Computer Engineering and Informatics, University of West Attica, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Informatics, University of West Attica, Athens, Greece","institution_ids":["https://openalex.org/I4210094138"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090575086","display_name":"Ioannis Kouretas","orcid":"https://orcid.org/0000-0002-8574-8469"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Kouretas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Patras, Greece","Department of Electrical and Computer Engineering, University of Patras, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082037558","display_name":"Paris Kitsos","orcid":"https://orcid.org/0000-0003-1851-8775"},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Paris Kitsos","raw_affiliation_strings":["3Department of Electrical and Computer Engineering, University of Peloponnese, Patras, Greece","Department of Electrical and Computer Engineering, University of Peloponnese, Greece"],"affiliations":[{"raw_affiliation_string":"3Department of Electrical and Computer Engineering, University of Peloponnese, Patras, Greece","institution_ids":["https://openalex.org/I158716096"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Peloponnese, Greece","institution_ids":["https://openalex.org/I158716096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110387177","display_name":"George Theodoridis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Theodoridis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Patras, Greece","Department of Electrical and Computer Engineering, University of Patras, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110093376"],"corresponding_institution_ids":["https://openalex.org/I4210094138"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39487391,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"205753","last_page":"205763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0013000000035390258,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9214000105857849},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5835999846458435},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5195000171661377},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5087000131607056},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.490200012922287},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47429999709129333},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4498000144958496},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4271000027656555},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.40630000829696655}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9214000105857849},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.705299973487854},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5835999846458435},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5195000171661377},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5128999948501587},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5087000131607056},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.490200012922287},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47429999709129333},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4498000144958496},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4271000027656555},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.40630000829696655},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4027999937534332},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.37529999017715454},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3458999991416931},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33730000257492065},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.32600000500679016},{"id":"https://openalex.org/C184992742","wikidata":"https://www.wikidata.org/wiki/Q7243229","display_name":"Prime (order theory)","level":2,"score":0.3167000114917755},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.3147999942302704},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.3003999888896942},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.29760000109672546},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2955000102519989},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.2883000075817108},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.2881999909877777},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.28519999980926514},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.2825999855995178},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.2818000018596649},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2766999900341034},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.273499995470047},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.271699994802475},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.2703000009059906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27000001072883606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26739999651908875}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/access.2025.3639651","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3639651","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3639651","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3639651","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1520930152","https://openalex.org/W1587217691","https://openalex.org/W1760221819","https://openalex.org/W1970923419","https://openalex.org/W1976924286","https://openalex.org/W2006221630","https://openalex.org/W2011188087","https://openalex.org/W2027884601","https://openalex.org/W2059030116","https://openalex.org/W2073608685","https://openalex.org/W2124156360","https://openalex.org/W2132526212","https://openalex.org/W2143462372","https://openalex.org/W2168543008","https://openalex.org/W2170700352","https://openalex.org/W2342746717","https://openalex.org/W2518499815","https://openalex.org/W2532647131","https://openalex.org/W2549905761","https://openalex.org/W2605637818","https://openalex.org/W2609332101","https://openalex.org/W2790014825","https://openalex.org/W2914537110","https://openalex.org/W2963847790","https://openalex.org/W3004906319","https://openalex.org/W3043721004","https://openalex.org/W3083015858","https://openalex.org/W3120754674","https://openalex.org/W4311412495","https://openalex.org/W4387831750","https://openalex.org/W4403429906"],"related_works":[],"abstract_inverted_index":{"Emerging":[0],"beyond":[1],"CMOS":[2],"technologies":[3],"such":[4],"as":[5,28],"quantum-dot":[6],"cellular":[7],"automata":[8],"(QCA),":[9],"resistive":[10],"RAM":[11],"crossbars,":[12],"spin-torque":[13],"devices,":[14],"and":[15,25,86,97,166],"single-electron":[16],"transistors":[17],"implement":[18],"only":[19],"the":[20,26,62,67,74,82,134],"three-input":[21],"majority":[22],"gate":[23],"(MG)":[24],"inverter":[27,150],"primitive":[29],"operations.":[30],"Therefore,":[31],"efficient":[32],"arithmetic":[33,172],"designs":[34],"are":[35,79,160],"required":[36],"for":[37,118,175],"adder":[38,55],"architectures":[39],"implemented":[40],"entirely":[41],"in":[42],"MG":[43,59,109,128],"logic.":[44],"This":[45],"article":[46],"introduces":[47],"a":[48,99,168],"methodology":[49,154],"that":[50,66,124,159],"maps":[51],"any":[52],"conventional":[53],"parallel-prefix":[54,68],"directly":[56,161],"to":[57,112,120],"an":[58],"network,":[60],"reformulating":[61],"sum":[63],"computation":[64],"so":[65],"tree":[69],"is":[70],"simplified.":[71],"Based":[72],"on":[73,163],"proposed":[75,153],"technique,":[76],"two":[77],"topologies":[78,92],"introduced":[80],"namely":[81],"Simplified":[83,87],"Kogge\u2013Stone":[84,137],"(SKS)":[85],"Ladner\u2013Fischer":[88,146],"(SLF)":[89],"adders.":[90],"Both":[91],"utilise":[93],"novel":[94],"MG-based":[95],"cells,":[96],"retain":[98],"critical-path":[100],"depth":[101],"of":[102],"log<sub":[103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[104,107],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[105],"<italic":[106],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">n</i>+3":[108],"delays,":[110],"identical":[111],"their":[113],"full-prefix":[114],"counterparts.":[115],"Analytical":[116],"evaluation":[117],"8-":[119],"128-bit":[121],"adders":[122,158],"demonstrates":[123],"SKS":[125],"reduces":[126],"total":[127],"count":[129],"by":[130],"22.7%\u201338.5%":[131],"compared":[132],"with":[133],"best":[135],"majority-logic":[136,145],"counterparts,":[138],"while":[139],"SLF":[140],"exhibits":[141],"5.9%\u201325.1%":[142],"savings":[143],"over":[144],"designs,":[147],"without":[148],"increasing":[149],"overhead.":[151],"The":[152],"derives":[155],"lower-complexity,":[156],"high-throughput":[157],"mapped":[162],"majority-gate":[164],"nanotechnologies":[165],"offers":[167],"scalable":[169],"procedure":[170],"toward":[171],"building":[173],"blocks":[174],"beyond-CMOS":[176],"systems.":[177]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-03T00:00:00"}