{"id":"https://openalex.org/W4416798044","doi":"https://doi.org/10.1109/access.2025.3638434","title":"A Robust and Portable All-Digital TRNG Circuit for Extending the Instruction Set Architecture of RISC-V Processors","display_name":"A Robust and Portable All-Digital TRNG Circuit for Extending the Instruction Set Architecture of RISC-V Processors","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4416798044","doi":"https://doi.org/10.1109/access.2025.3638434"},"language":"en","primary_location":{"id":"doi:10.1109/access.2025.3638434","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3638434","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3638434","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012782210","display_name":"Luca Crocetti","orcid":"https://orcid.org/0000-0001-8504-8203"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Crocetti","raw_affiliation_strings":["Department of Information Engineering (DII), University of Pisa, Pisa, Italy","Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy"],"raw_orcid":"https://orcid.org/0000-0001-8504-8203","affiliations":[{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093679410","display_name":"Ettore Noccetti","orcid":"https://orcid.org/0009-0005-8231-6571"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ettore Noccetti","raw_affiliation_strings":["Department of Information Engineering (DII), University of Pisa, Pisa, Italy","Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy"],"raw_orcid":"https://orcid.org/0009-0005-8231-6571","affiliations":[{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072815064","display_name":"Pietro Nannipieri","orcid":"https://orcid.org/0000-0002-2538-5440"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pietro Nannipieri","raw_affiliation_strings":["Department of Information Engineering (DII), University of Pisa, Pisa, Italy","Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy"],"raw_orcid":"https://orcid.org/0000-0002-2538-5440","affiliations":[{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035486875","display_name":"Stefano Di Matteo","orcid":"https://orcid.org/0000-0002-5711-432X"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Di Matteo","raw_affiliation_strings":["Department of Information Engineering (DII), University of Pisa, Pisa, Italy","Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093954370","display_name":"Ivan Sarno","orcid":"https://orcid.org/0009-0003-6447-3587"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ivan Sarno","raw_affiliation_strings":["Department of Information Engineering (DII), University of Pisa, Pisa, Italy","Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy"],"raw_orcid":"https://orcid.org/0009-0003-6447-3587","affiliations":[{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091706301","display_name":"Sergio Saponara","orcid":"https://orcid.org/0000-0001-6724-4219"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Saponara","raw_affiliation_strings":["Department of Information Engineering (DII), University of Pisa, Pisa, Italy","Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6724-4219","affiliations":[{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Department of Information Engineering (DII), University of Pisa, via G.Caruso 16, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.32964093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"201741","last_page":"201749"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9563000202178955,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9563000202178955,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.0142000000923872,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.012500000186264515,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.7979999780654907},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.6047000288963318},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.5040000081062317},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4431000053882599},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4350999891757965},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.43309998512268066},{"id":"https://openalex.org/keywords/cryptographic-primitive","display_name":"Cryptographic primitive","score":0.39250001311302185},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.37040001153945923},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.32829999923706055},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.32760000228881836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8360000252723694},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.7979999780654907},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6047000288963318},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.5040000081062317},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4431000053882599},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4399999976158142},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4350999891757965},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.43309998512268066},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4027000069618225},{"id":"https://openalex.org/C15927051","wikidata":"https://www.wikidata.org/wiki/Q246593","display_name":"Cryptographic primitive","level":4,"score":0.39250001311302185},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.37040001153945923},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3361999988555908},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33239999413490295},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.32829999923706055},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.32760000228881836},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.32760000228881836},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.32739999890327454},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3248000144958496},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.323199987411499},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3203999996185303},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.30660000443458557},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3034999966621399},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.2994999885559082},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.2978000044822693},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29660001397132874},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.28369998931884766},{"id":"https://openalex.org/C182590292","wikidata":"https://www.wikidata.org/wiki/Q989632","display_name":"Network security","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C163173736","wikidata":"https://www.wikidata.org/wiki/Q3308558","display_name":"Key generation","level":3,"score":0.2825999855995178},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.2777000069618225},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.2727999985218048},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.2720000147819519},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.25589999556541443},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.2535000145435333},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.25029999017715454}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2025.3638434","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3638434","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:arpi.unipi.it:11568/1344029","is_oa":false,"landing_page_url":"https://hdl.handle.net/11568/1344029","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:doaj.org/article:8f2d68f8b96a42b9b87d7b60cbd404bd","is_oa":true,"landing_page_url":"https://doaj.org/article/8f2d68f8b96a42b9b87d7b60cbd404bd","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 13, Pp 201741-201749 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3638434","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3638434","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324070","display_name":"Ministry of Education and Research, Romania","ror":"https://ror.org/00dh5gw98"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"All-digital":[0],"True":[1,62],"Random":[2,63],"Number":[3,64],"Generators":[4],"(TRNGs)":[5],"play":[6],"a":[7,74,124,136],"crucial":[8],"role":[9],"in":[10,163,207,247,267],"enhancing":[11],"hardware":[12],"security":[13,167],"by":[14],"providing":[15],"native":[16],"entropy":[17,98,138,197,226,250],"sources":[18,99],"directly":[19],"within":[20,140],"the":[21,33,36,55,111,117,141,155,164,183,187,192,214,224,264,268],"processor":[22,113],"pipeline.":[23],"Their":[24],"integration":[25,69],"into":[26],"open":[27],"architectures":[28],"such":[29],"as":[30,97,135,242,244],"RISC-V":[31,71,142],"enables":[32],"extension":[34],"of":[35,59,116,160,166,202,205,249,263,270],"Instruction":[37],"Set":[38],"Architecture":[39],"(ISA)":[40],"with":[41,70,110],"secure,":[42],"hardware-level":[43],"random":[44],"number":[45],"generation":[46],"capabilities":[47],"essential":[48],"for":[49,67,146,191,217,228],"cryptographic":[50,147],"operations.":[51],"This":[52],"work":[53],"presents":[54],"design":[56],"and":[57,85,95,127,168,170,179,186,235],"validation":[58,150],"an":[60,196,245],"all-digital":[61],"Generator":[65],"(TRNG)":[66],"seamless":[68],"processors":[72],"via":[73],"custom":[75,125],"interface.":[76],"The":[77,105,149],"proposed":[78],"circuit":[79,222],"has":[80,107],"been":[81,108],"developed":[82],"using":[83],"SystemVerilog":[84],"leverages":[86],"Fibonacci":[87],"Galois":[88],"Ring":[89],"Oscillators":[90],"(FiGaROs),":[91],"which":[92],"use":[93,134],"jitter":[94],"metastability":[96],"to":[100,259],"ensure":[101],"high":[102],"quality":[103],"randomness.":[104,218],"TRNG":[106,193],"integrated":[109],"VECtor":[112],"(VEC)":[114],"core":[115],"European":[118],"Processor":[119],"ACcelerator":[120],"(EPAC)":[121],"chip":[122],"through":[123],"Control":[126],"Status":[128],"Register":[129],"(CSR)":[130],"interface,":[131],"enabling":[132],"its":[133],"secure":[137],"source":[139],"instruction":[143],"set":[144],"architecture":[145],"applications.":[148],"campaign":[151],"is":[152,256],"based":[153],"on":[154],"typical":[156],"main":[157],"statistical":[158],"suites":[159],"reference":[161],"organizations":[162],"field":[165],"cryptography":[169],"demonstrates":[171],"that":[172,255,262],"our":[173,221],"solution":[174],"offers":[175,223],"both":[176,182,229],"high-security":[177],"standards":[178],"independence":[180],"from":[181],"implementation":[184],"technology":[185],"operating":[188],"frequency":[189],"chosen":[190],"circuit,":[194],"reporting":[195],"per":[198,252],"bit":[199],"(in":[200],"terms":[201,248],"Shannon":[203],"entropy)":[204],"0.9999":[206],"all":[208],"test":[209],"cases,":[210],"while":[211],"always":[212],"passing":[213],"pass-fail":[215],"criteria":[216],"In":[219],"addition,":[220],"highest":[225],"rate":[227,251],"Field":[230],"Programmable":[231],"Gate":[232],"Array":[233],"(FPGA)":[234],"Application":[236],"Specific":[237],"Integrated":[238],"Circuit":[239],"(ASIC)":[240],"solutions,":[241],"well":[243],"efficiency":[246],"resource":[253],"consumption":[254],"approximately":[257],"96":[258],"257":[260],"times":[261],"other":[265],"solutions":[266],"case":[269],"ASIC":[271],"implementation.":[272]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-28T00:00:00"}