{"id":"https://openalex.org/W4415293234","doi":"https://doi.org/10.1109/access.2025.3622624","title":"A Practical Layout Solution for Suppressing MIM Capacitor Coupling Noise in Column-Parallel CIS Design","display_name":"A Practical Layout Solution for Suppressing MIM Capacitor Coupling Noise in Column-Parallel CIS Design","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4415293234","doi":"https://doi.org/10.1109/access.2025.3622624"},"language":"en","primary_location":{"id":"doi:10.1109/access.2025.3622624","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3622624","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3622624","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039914651","display_name":"H. Park","orcid":null},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyeong-Min Park","raw_affiliation_strings":["Department of Semiconductor Engineering, Seoul National University of Science and Technology, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0007-3238-0107","affiliations":[{"raw_affiliation_string":"Department of Semiconductor Engineering, Seoul National University of Science and Technology, Seoul, South Korea","institution_ids":["https://openalex.org/I118373667"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011256207","display_name":"H. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Han-Sang Kim","raw_affiliation_strings":["Department of Semiconductor Engineering, Seoul National University of Science and Technology, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0005-0259-2278","affiliations":[{"raw_affiliation_string":"Department of Semiconductor Engineering, Seoul National University of Science and Technology, Seoul, South Korea","institution_ids":["https://openalex.org/I118373667"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051054711","display_name":"Byungchoul Park","orcid":"https://orcid.org/0000-0002-5905-0964"},"institutions":[{"id":"https://openalex.org/I89440247","display_name":"Myongji University","ror":"https://ror.org/00s9dpb54","country_code":"KR","type":"education","lineage":["https://openalex.org/I89440247"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byungchoul Park","raw_affiliation_strings":["Department of Electronics Engineering, Myongji University, Yongin-si, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-5905-0964","affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Myongji University, Yongin-si, South Korea","institution_ids":["https://openalex.org/I89440247"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065415678","display_name":"Hyeon\u2010June Kim","orcid":"https://orcid.org/0000-0002-0516-5811"},"institutions":[{"id":"https://openalex.org/I118373667","display_name":"Seoul National University of Science and Technology","ror":"https://ror.org/00chfja07","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeon-June Kim","raw_affiliation_strings":["Department of Semiconductor Engineering, Seoul National University of Science and Technology, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-0516-5811","affiliations":[{"raw_affiliation_string":"Department of Semiconductor Engineering, Seoul National University of Science and Technology, Seoul, South Korea","institution_ids":["https://openalex.org/I118373667"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039914651"],"corresponding_institution_ids":["https://openalex.org/I118373667"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27254892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"180402","last_page":"180412"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9485999941825867,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9485999941825867,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9404000043869019,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6858000159263611},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.619700014591217},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.6029999852180481},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5702999830245972},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.525600016117096},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46540001034736633},{"id":"https://openalex.org/keywords/electromagnetic-shielding","display_name":"Electromagnetic shielding","score":0.4553000032901764},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.42640000581741333},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.421999990940094}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6858000159263611},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.623199999332428},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.619700014591217},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.603600025177002},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.6029999852180481},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5702999830245972},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.525600016117096},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46540001034736633},{"id":"https://openalex.org/C2265751","wikidata":"https://www.wikidata.org/wiki/Q332007","display_name":"Electromagnetic shielding","level":2,"score":0.4553000032901764},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.42640000581741333},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.421999990940094},{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.38749998807907104},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.37950000166893005},{"id":"https://openalex.org/C177872590","wikidata":"https://www.wikidata.org/wiki/Q1498289","display_name":"Inductive coupling","level":2,"score":0.3677000105381012},{"id":"https://openalex.org/C68278764","wikidata":"https://www.wikidata.org/wiki/Q444167","display_name":"Capacitive coupling","level":3,"score":0.35839998722076416},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.34709998965263367},{"id":"https://openalex.org/C165738657","wikidata":"https://www.wikidata.org/wiki/Q3000860","display_name":"Direct coupling","level":2,"score":0.3208000063896179},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2985999882221222},{"id":"https://openalex.org/C71367568","wikidata":"https://www.wikidata.org/wiki/Q3363655","display_name":"Parasitic element","level":2,"score":0.29750001430511475},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29739999771118164},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.2870999872684479},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.28619998693466187},{"id":"https://openalex.org/C51674796","wikidata":"https://www.wikidata.org/wiki/Q7632167","display_name":"Substrate coupling","level":4,"score":0.2851000130176544},{"id":"https://openalex.org/C35772409","wikidata":"https://www.wikidata.org/wiki/Q1323086","display_name":"Image noise","level":3,"score":0.28459998965263367},{"id":"https://openalex.org/C29265498","wikidata":"https://www.wikidata.org/wiki/Q7047719","display_name":"Noise measurement","level":3,"score":0.28200000524520874},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.28049999475479126},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26910001039505005},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.26899999380111694},{"id":"https://openalex.org/C166576357","wikidata":"https://www.wikidata.org/wiki/Q8045715","display_name":"Y-factor","level":5,"score":0.26499998569488525}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2025.3622624","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3622624","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:9d3d12c09436407292d98cae3d8d1c9b","is_oa":true,"landing_page_url":"https://doaj.org/article/9d3d12c09436407292d98cae3d8d1c9b","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 13, Pp 180402-180412 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3622624","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3622624","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G825860530","display_name":null,"funder_award_id":"RS-2023-00213402","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320336569","display_name":"Shenzhen Science and Technology Innovation Program","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,137],"paper":[1],"presents":[2],"a":[3,58,83,91,97,120],"practical":[4,145],"layout":[5,62,79,146],"strategy":[6,147],"to":[7,38,46,134],"suppress":[8],"coupling":[9,20,34,113,135],"noise":[10,51,114,122,154],"in":[11,82],"column-parallel":[12],"CMOS":[13,94],"image":[14,47],"sensors":[15],"(CISs),":[16],"focusing":[17],"on":[18],"parasitic":[19],"between":[21,68],"closely":[22],"integrated":[23],"Metal-Insulator-Metal":[24],"(MIM)":[25],"capacitors.":[26],"Conventional":[27],"column":[28],"parallel":[29],"layouts":[30],"suffer":[31],"from":[32],"significant":[33],"noise,":[35],"primarily":[36],"due":[37],"insufficient":[39],"shielding":[40],"of":[41,124,143],"CTM":[42],"layers,":[43],"which":[44],"leads":[45],"artifacts":[48],"and":[49,72,103,141],"degraded":[50],"performance.":[52,155],"To":[53],"address":[54],"this,":[55],"we":[56],"propose":[57],"partial":[59],"4-column":[60],"shared":[61],"pattern":[63],"that":[64,107],"increases":[65],"the":[66,108,139,144],"separation":[67],"adjacent":[69],"MIM":[70],"capacitors":[71],"integrates":[73],"dedicated":[74],"ground":[75],"shielding.":[76],"The":[77],"proposed":[78,109],"was":[80],"implemented":[81],"fabricated":[84],"640":[85],"\u00d7":[86],"480":[87],"CIS":[88,150],"chip":[89],"using":[90],"0.18":[92],"\u03bcm":[93,99],"process":[95],"with":[96],"5":[98],"pixel":[100],"pitch.":[101],"Post-simulation":[102],"experimental":[104],"results":[105],"confirm":[106],"design":[110],"effectively":[111],"eliminates":[112],"without":[115],"compromising":[116],"area":[117],"efficiency,":[118],"achieving":[119],"temporal":[121],"performance":[123],"121.8":[125],"\u03bcV<sub":[126],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[127],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[128],"even":[129],"under":[130],"conditions":[131],"most":[132],"susceptible":[133],"noise.":[136],"demonstrates":[138],"practicality":[140],"robustness":[142],"for":[148],"high-density":[149],"applications":[151],"requiring":[152],"stringent":[153]},"counts_by_year":[],"updated_date":"2026-05-06T08:25:59.206177","created_date":"2025-10-18T00:00:00"}