{"id":"https://openalex.org/W4415123980","doi":"https://doi.org/10.1109/access.2025.3621071","title":"Novel Approximate Floating-Point Adder With Runtime Tunable Precision","display_name":"Novel Approximate Floating-Point Adder With Runtime Tunable Precision","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4415123980","doi":"https://doi.org/10.1109/access.2025.3621071"},"language":"en","primary_location":{"id":"doi:10.1109/access.2025.3621071","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3621071","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3621071","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5099470702","display_name":"Luca Tegazzini","orcid":"https://orcid.org/0009-0008-2424-2983"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Tegazzini","raw_affiliation_strings":["DIETI, University of Naples Federico II, Napoli, Italy","DIETI, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0009-0008-2424-2983","affiliations":[{"raw_affiliation_string":"DIETI, University of Naples Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"DIETI, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083975463","display_name":"Gennaro Di Meo","orcid":"https://orcid.org/0000-0002-9652-8541"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gennaro Di Meo","raw_affiliation_strings":["DIETI, University of Naples Federico II, Napoli, Italy","DIETI, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9652-8541","affiliations":[{"raw_affiliation_string":"DIETI, University of Naples Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"DIETI, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119975222","display_name":"A. Torino","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Aldo Torino","raw_affiliation_strings":["STMicroelectronics, Arzano, Napoli, Italy"],"raw_orcid":"https://orcid.org/0009-0004-7121-6797","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Arzano, Napoli, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027848914","display_name":"F. Del Prete","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Del Prete","raw_affiliation_strings":["STMicroelectronics, Arzano, Napoli, Italy"],"raw_orcid":"https://orcid.org/0009-0004-0521-0944","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Arzano, Napoli, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018481178","display_name":"Davide De","orcid":"https://orcid.org/0000-0003-0204-0949"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide de Caro","raw_affiliation_strings":["DIETI, University of Naples Federico II, Napoli, Italy","DIETI, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0204-0949","affiliations":[{"raw_affiliation_string":"DIETI, University of Naples Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"DIETI, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066987940","display_name":"C. Parrella","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Claudio Parrella","raw_affiliation_strings":["STMicroelectronics, Arzano, Napoli, Italy"],"raw_orcid":"https://orcid.org/0009-0006-4788-5311","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Arzano, Napoli, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058182656","display_name":"A.G.M. Strollo","orcid":"https://orcid.org/0000-0001-5737-1783"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Giuseppe Maria Strollo","raw_affiliation_strings":["DIETI, University of Naples Federico II, Napoli, Italy","DIETI, University of Napoli Federico II, Napoli, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5737-1783","affiliations":[{"raw_affiliation_string":"DIETI, University of Naples Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"DIETI, University of Napoli Federico II, Napoli, Italy","institution_ids":["https://openalex.org/I71267560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25107554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"177970","last_page":"177985"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.960099995136261,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.932699978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.932200014591217},{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.6481000185012817},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43560001254081726},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3725000023841858},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.3714999854564667},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.34940001368522644},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.3492000102996826},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.32350000739097595}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.932200014591217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8155999779701233},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.6481000185012817},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43560001254081726},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41200000047683716},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3953999876976013},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3905999958515167},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3725000023841858},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.3714999854564667},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.34940001368522644},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.3492000102996826},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3278999924659729},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32350000739097595},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31189998984336853},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.2962999939918518},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29339998960494995},{"id":"https://openalex.org/C157486923","wikidata":"https://www.wikidata.org/wiki/Q1376436","display_name":"String (physics)","level":2,"score":0.289900004863739},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.27649998664855957},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.27160000801086426},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.27079999446868896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26489999890327454},{"id":"https://openalex.org/C198751489","wikidata":"https://www.wikidata.org/wiki/Q2195","display_name":"JPEG","level":3,"score":0.262800008058548},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.25679999589920044},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.2547999918460846},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.25279998779296875}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2025.3621071","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3621071","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:782f65083c994bbdb268cc7bc6d1fdf0","is_oa":true,"landing_page_url":"https://doaj.org/article/782f65083c994bbdb268cc7bc6d1fdf0","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 13, Pp 177970-177985 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3621071","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3621071","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,123],"paper":[1],"proposes":[2],"a":[3,24,37,130,207],"novel":[4],"low-power":[5],"approximate":[6,104],"floating-point":[7,105],"adder":[8,106,148,185,220],"with":[9,27,86,163],"runtime":[10,76,121],"configurable":[11,184],"precision.":[12],"The":[13,62,102,180],"design":[14],"combines":[15],"skipping":[16,48],"addition,":[17],"triggered":[18],"when":[19],"the":[20,43,54,79,111,117,127,137,146,164,173,216,218,226,230],"exponent":[21],"difference":[22],"exceeds":[23],"programmable":[25],"threshold,":[26],"tunable":[28,169],"mantissa":[29],"rounding":[30,50],"to":[31,77,136,152,159],"reduce":[32],"switching":[33],"activity.":[34],"We":[35],"present":[36],"comprehensive":[38],"analysis":[39],"aimed":[40],"at":[41,75,126],"identifying":[42],"most":[44],"appropriate":[45],"combination":[46],"of":[47,120,129,182,229],"and":[49,59,94,156,175,199,202],"thresholds":[51,63],"that":[52],"enables":[53],"best":[55],"balance":[56],"between":[57,170],"precision":[58],"power":[60],"consumption.":[61],"are":[64],"controlled":[65],"by":[66],"an":[67],"accuracy":[68],"control":[69,139],"signal,":[70],"which":[71],"can":[72],"be":[73],"modified":[74],"achieve":[78],"desired":[80],"power-precision":[81,112],"trade-off.":[82],"A":[83],"detailed":[84],"comparison":[85],"state-of-the-art":[87],"designs":[88],"was":[89],"carried":[90],"out":[91],"in":[92,99,110,154,161,188],"FP32":[93,155,174],"FP16":[95],"formats,":[96],"considering":[97],"implementations":[98],"28nm":[100],"technology.":[101],"proposed":[103,219,231],"outperforms":[107],"existing":[108],"approaches":[109],"trade-off,":[113],"while":[114],"also":[115],"offering":[116],"unique":[118],"advantage":[119],"configurability.":[122,142],"flexibility":[124],"comes":[125],"cost":[128],"moderate":[131],"area":[132],"increase,":[133],"mainly":[134],"due":[135],"additional":[138],"logic":[140],"for":[141],"Power":[143],"savings":[144],"over":[145],"exact":[147],"range":[149],"from":[150,157,176],"45%":[151],"60%":[153],"20%":[158],"53%":[160],"FP16,":[162],"mean":[165],"relative":[166],"error":[167],"distance":[168],"1.34\u00d710\u22128and":[171],"6.34\u00d710\u22126in":[172],"5.07\u00d710\u22124to":[177],"1.78\u00d710\u22122in":[178],"FP16.":[179],"effectiveness":[181],"our":[183],"is":[186],"validated":[187],"three":[189],"practical":[190,227],"applications:":[191],"JPEG":[192],"image":[193,196],"compression,":[194],"convolution-based":[195],"processing":[197],"(filtering":[198],"edge":[200],"detection),":[201],"time":[203],"sequence":[204],"prediction":[205],"using":[206],"Long":[208],"Short-Term":[209],"Memory":[210],"recurrent":[211],"neural":[212],"network.":[213],"In":[214],"all":[215],"tests":[217],"consistently":[221],"delivered":[222],"string":[223],"performance,":[224],"confirming":[225],"relevance":[228],"technique.":[232]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-14T00:00:00"}