{"id":"https://openalex.org/W4414404784","doi":"https://doi.org/10.1109/access.2025.3612444","title":"OptiLock: Automated Optimization of Learning-Resilient Logic Locking","display_name":"OptiLock: Automated Optimization of Learning-Resilient Logic Locking","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4414404784","doi":"https://doi.org/10.1109/access.2025.3612444"},"language":"en","primary_location":{"id":"doi:10.1109/access.2025.3612444","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3612444","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3612444","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100618877","display_name":"Zeng Wang","orcid":"https://orcid.org/0009-0002-5218-9856"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zeng Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, New York University, Brooklyn, NY, USA"],"raw_orcid":"https://orcid.org/0009-0002-5218-9856","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New York University, Brooklyn, NY, USA","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030348801","display_name":"Lilas Alrahis","orcid":"https://orcid.org/0000-0001-9932-6833"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Lilas Alrahis","raw_affiliation_strings":["Department of Computer and Information Engineering, Khalifa University, Abu Dhabi, United Arab Emirates","Department of Computer and Information Engineering, Khalifa University, Abu Dhabi, UAE"],"raw_orcid":"https://orcid.org/0000-0001-9932-6833","affiliations":[{"raw_affiliation_string":"Department of Computer and Information Engineering, Khalifa University, Abu Dhabi, United Arab Emirates","institution_ids":["https://openalex.org/I176601375"]},{"raw_affiliation_string":"Department of Computer and Information Engineering, Khalifa University, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090730210","display_name":"Animesh Basak Chowdhury","orcid":"https://orcid.org/0000-0002-5869-1751"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Animesh Basak Chowdhury","raw_affiliation_strings":["Department of Electrical and Computer Engineering, New York University, Brooklyn, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-5869-1751","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New York University, Brooklyn, NY, USA","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080227386","display_name":"Dominik Germek","orcid":"https://orcid.org/0000-0003-3812-727X"},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dominik Germek","raw_affiliation_strings":["Corporate Research, Robert Bosch GmbH, Hildesheim, Germany"],"raw_orcid":"https://orcid.org/0000-0003-3812-727X","affiliations":[{"raw_affiliation_string":"Corporate Research, Robert Bosch GmbH, Hildesheim, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059648257","display_name":"Ramesh Karri","orcid":"https://orcid.org/0000-0001-7989-5617"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Karri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, New York University, Brooklyn, NY, USA"],"raw_orcid":"https://orcid.org/0000-0001-7989-5617","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New York University, Brooklyn, NY, USA","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[{"id":"https://openalex.org/I120250893","display_name":"New York University Abu Dhabi","ror":"https://ror.org/00e5k0821","country_code":"AE","type":"education","lineage":["https://openalex.org/I120250893","https://openalex.org/I57206974"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Ozgur Sinanoglu","raw_affiliation_strings":["Division of Engineering, New York University Abu Dhabi, Abu Dhabi, United Arab Emirates","Division of Engineering, New York University Abu Dhabi, Abu Dhabi, UAE"],"raw_orcid":"https://orcid.org/0000-0003-0782-0397","affiliations":[{"raw_affiliation_string":"Division of Engineering, New York University Abu Dhabi, Abu Dhabi, United Arab Emirates","institution_ids":["https://openalex.org/I120250893"]},{"raw_affiliation_string":"Division of Engineering, New York University Abu Dhabi, Abu Dhabi, UAE","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.9253,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7747764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"13","issue":null,"first_page":"166649","last_page":"166669"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9599000215530396,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5371999740600586},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.504800021648407},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.48840001225471497},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.4580000042915344},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44269999861717224},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41830000281333923},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4171999990940094},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.38359999656677246},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.38119998574256897}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.737500011920929},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5371999740600586},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.504800021648407},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.48840001225471497},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.4580000042915344},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44269999861717224},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41830000281333923},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4171999990940094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3928999900817871},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.38359999656677246},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.38119998574256897},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.3601999878883362},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.3528999984264374},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.3409999907016754},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3294000029563904},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.3181999921798706},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.31779998540878296},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.3052999973297119},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.3034000098705292},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.290800005197525},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.28619998693466187},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2808000147342682},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2736000120639801},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26420000195503235},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.2639999985694885},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.25619998574256897},{"id":"https://openalex.org/C113839178","wikidata":"https://www.wikidata.org/wiki/Q7631418","display_name":"Subjective logic","level":3,"score":0.2531999945640564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25220000743865967}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2025.3612444","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3612444","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:2c2070c36b134d3e832d0d541c765b68","is_oa":true,"landing_page_url":"https://doaj.org/article/2c2070c36b134d3e832d0d541c765b68","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 13, Pp 166649-166669 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3612444","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3612444","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1524250393","https://openalex.org/W1528837436","https://openalex.org/W2008819052","https://openalex.org/W2012725064","https://openalex.org/W2095410905","https://openalex.org/W2124618076","https://openalex.org/W2145672247","https://openalex.org/W2152406824","https://openalex.org/W2343475170","https://openalex.org/W2766393343","https://openalex.org/W2891701086","https://openalex.org/W2892708618","https://openalex.org/W2936567838","https://openalex.org/W2971591205","https://openalex.org/W2972274212","https://openalex.org/W3092370864","https://openalex.org/W3108642877","https://openalex.org/W3117152020","https://openalex.org/W3159086519","https://openalex.org/W3176852059","https://openalex.org/W3183146245","https://openalex.org/W3184594511","https://openalex.org/W3186662332","https://openalex.org/W3198511427","https://openalex.org/W3200855694","https://openalex.org/W4280640024","https://openalex.org/W4299309341","https://openalex.org/W4309790177","https://openalex.org/W4312492596","https://openalex.org/W4377969879","https://openalex.org/W4385730992","https://openalex.org/W4386763595","https://openalex.org/W4386763882","https://openalex.org/W4386763948","https://openalex.org/W4402835980","https://openalex.org/W4410114572"],"related_works":[],"abstract_inverted_index":{"Logic":[0,23],"locking":[1,24,40,59,84,95,125,183,243],"is":[2,231],"a":[3,121,144,163],"design-for-trust":[4],"technique":[5],"aiming":[6],"to":[7,32,51,81,138,142,157,169,179,233,285],"protect":[8],"the":[9,18,36,43,46,52,55,72,75,87,91,100,105,140,159,205,227,234,269],"intellectual":[10],"property":[11],"of":[12,45,57,74,99,107,131,155,187,207,282],"integrated":[13],"circuits":[14],"from":[15],"piracy":[16],"throughout":[17],"global":[19],"semiconductor":[20],"supply":[21],"chain.":[22],"inserts":[25],"key-controlled":[26],"elements":[27],"(e.g.,":[28],"Boolean":[29],"gates,":[30],"referred":[31],"as":[33,254],"key-gates)":[34],"into":[35],"circuit.":[37],"A":[38],"secret":[39],"key":[41],"activates":[42],"functionality":[44],"circuit,":[47],"preventing":[48],"unauthorized":[49],"access":[50],"design.":[53],"However,":[54],"security":[56,188,271],"logic":[58,83,94,115,124,148,182,287],"has":[60,110],"been":[61],"threatened":[62],"by":[63,203],"advanced":[64],"machine":[65],"learning-based":[66],"attacks":[67,197,252],"that":[68,127,176,226,248,263],"rely":[69],"solely":[70],"on":[71,147,241],"structure":[73],"locked":[76],"circuit":[77,236],"(i.e.,":[78],"gate-level":[79],"netlist)":[80],"break":[82],"and":[85,104,133,171,189,201,220,257],"decipher":[86],"keys.":[88],"Manually":[89],"identifying":[90],"vulnerabilities":[92],"in":[93,97,113,167,185],"design,":[96],"terms":[98,186],"key-gate":[101,108,229],"type":[102],"chosen":[103],"location":[106],"insertion,":[109],"proven":[111],"insufficient":[112],"safeguarding":[114],"locking.":[116,288],"Therefore,":[117],"we":[118,246],"propose":[119],"OptiLock,":[120],"first-of-its-kind":[122],"automated":[123],"framework":[126],"supports":[128],"different":[129],"types":[130],"key-gates":[132,141],"automatically":[134],"finds":[135],"learning-resilient":[136,181],"places":[137],"insert":[139],"thwart":[143,158],"specific":[145],"attack":[146],"locking,":[149],"without":[150],"requiring":[151],"any":[152],"prior":[153],"knowledge":[154],"how":[156],"attack.":[160],"It":[161],"employs":[162],"simulated":[164],"annealing":[165],"algorithm":[166],"addition":[168],"customized":[170],"adjustable":[172],"fitness":[173],"evaluation":[174,260],"functions":[175],"allow":[177],"OptiLock":[178,192,249,264],"find":[180],"solutions":[184],"implementation":[190,275],"overhead.":[191],"successfully":[193],"thwarts":[194,250],"four":[195],"state-of-the-art":[196],"(MuxLink,":[198],"OMLA,":[199],"SCOPE,":[200],"SAAM)":[202],"optimizing":[204],"insertion":[206,230],"X(N)OR":[208],"or":[209],"multiplexer":[210],"key-gates.":[211],"Evaluations":[212],"across":[213],"ISCAS-85,":[214],"ITC-99,":[215],"EPFL,":[216],"Ariane":[217],"RISC-V":[218,222],"benchmarks,":[219],"CVA6":[221],"CPU":[223],"design":[224],"show":[225],"proposed":[228],"tailored":[232],"original":[235],"structure,":[237],"rather":[238],"than":[239],"relying":[240],"predefined":[242],"strategies.":[244],"Additionally,":[245],"demonstrate":[247],"structural":[251],"such":[253],"SnapShot,":[255],"Redundancy,":[256],"Resynthesis.":[258],"Our":[259],"further":[261],"shows":[262],"performs":[265],"multi-objective":[266],"optimization,":[267],"achieving":[268,277],"desired":[270],"level":[272],"while":[273],"minimizing":[274],"costs,":[276],"an":[278],"average":[279],"delay":[280],"reduction":[281],"70.18%":[283],"compared":[284],"random":[286]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}