{"id":"https://openalex.org/W4413553306","doi":"https://doi.org/10.1109/access.2025.3602232","title":"Automated Hardware Design Methodology for Digital Filters With High-Level Synthesis","display_name":"Automated Hardware Design Methodology for Digital Filters With High-Level Synthesis","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4413553306","doi":"https://doi.org/10.1109/access.2025.3602232"},"language":"en","primary_location":{"id":"doi:10.1109/access.2025.3602232","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3602232","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3602232","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Shehryar Akbar","orcid":"https://orcid.org/0009-0009-3478-2139"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Shehryar Akbar","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030646218","display_name":"Mihai T. Lazarescu","orcid":"https://orcid.org/0000-0003-0884-5158"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mihai T. Lazarescu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036069471","display_name":"Davide Mariz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Davide Mariz","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","Staff Digital Design Engineer, Infineon Technologies, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Staff Digital Design Engineer, Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2263082,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"150258","last_page":"150274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.902899980545044,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.902899980545044,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7746613025665283},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5620807409286499},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.547849178314209},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.43801528215408325},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.399222731590271},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3773748576641083},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37628307938575745},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3145843744277954},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1461237668991089},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08386531472206116}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7746613025665283},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5620807409286499},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.547849178314209},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.43801528215408325},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.399222731590271},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3773748576641083},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37628307938575745},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3145843744277954},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1461237668991089},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08386531472206116}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2025.3602232","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3602232","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:8a3c3187664145b097a7bc4c69bd8cf5","is_oa":true,"landing_page_url":"https://doaj.org/article/8a3c3187664145b097a7bc4c69bd8cf5","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 13, Pp 150258-150274 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3602232","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3602232","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322923","display_name":"Siemens","ror":"https://ror.org/059mq0909"},{"id":"https://openalex.org/F4320330618","display_name":"Infineon Technologies","ror":"https://ror.org/005kw6t15"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W88988980","https://openalex.org/W1990025932","https://openalex.org/W1995440366","https://openalex.org/W2002481547","https://openalex.org/W2011510763","https://openalex.org/W2023871577","https://openalex.org/W2029518208","https://openalex.org/W2030383908","https://openalex.org/W2065409092","https://openalex.org/W2069722036","https://openalex.org/W2093112233","https://openalex.org/W2104815528","https://openalex.org/W2109256542","https://openalex.org/W2121075990","https://openalex.org/W2124259174","https://openalex.org/W2126124893","https://openalex.org/W2134354173","https://openalex.org/W2149397011","https://openalex.org/W2166029537","https://openalex.org/W2170029087","https://openalex.org/W2171318521","https://openalex.org/W2276806637","https://openalex.org/W2331352034","https://openalex.org/W2539231448","https://openalex.org/W2556415647","https://openalex.org/W2569905673","https://openalex.org/W2800690434","https://openalex.org/W2888721704","https://openalex.org/W2915829361","https://openalex.org/W3017745964","https://openalex.org/W3090389586","https://openalex.org/W3163977236","https://openalex.org/W4220946938","https://openalex.org/W4224265992","https://openalex.org/W4281554440","https://openalex.org/W4400224446","https://openalex.org/W4407304246"],"related_works":["https://openalex.org/W2612099726","https://openalex.org/W4241206086","https://openalex.org/W1984298705","https://openalex.org/W1748531671","https://openalex.org/W4247130854","https://openalex.org/W1964556228","https://openalex.org/W181593118","https://openalex.org/W4312497944","https://openalex.org/W2081132365","https://openalex.org/W2077870657"],"abstract_inverted_index":{"The":[0],"increasing":[1],"complexity":[2],"of":[3,76,90,96,118],"digital":[4,41,48,135,168],"hardware":[5,37,78,165],"systems":[6],"and":[7,20,69,132,148,164,171],"the":[8,14,74,94,125,137,159],"demand":[9],"for":[10,13,40],"faster":[11],"time-to-market":[12],"semiconductor":[15],"industry":[16,83],"require":[17],"a":[18,34,60,67,100,104,109,115],"rapid":[19,153],"flexible":[21],"design":[22,38,65,129],"strategy":[23],"at":[24],"an":[25],"increased":[26],"abstraction":[27],"level.":[28],"To":[29],"this":[30],"end,":[31],"we":[32],"propose":[33],"fully":[35],"automated":[36],"methodology":[39],"signal":[42,169],"processing":[43,170],"(DSP)":[44],"applications":[45],"such":[46],"as":[47],"filters,":[49,136],"using":[50],"high-level":[51],"synthesis":[52],"(HLS)":[53],"integrated":[54],"with":[55,73,82,146],"MATLAB.":[56],"This":[57,113],"approach":[58],"enables":[59],"one-click":[61],"workflow":[62],"from":[63,103],"concept":[64],"to":[66,108],"synthesized":[68],"functionally":[70],"verified":[71],"netlist,":[72],"requirement":[75],"minimal":[77],"expertise.":[79],"After":[80],"comparison":[81],"standard":[84],"register":[85],"transfer":[86],"level":[87],"(RTL)":[88],"designs":[89],"multiple":[91],"filter":[92],"architectures,":[93],"area":[95],"HLS-generated":[97],"implementations":[98],"exhibited":[99],"variance":[101],"ranging":[102],"54.4":[105],"%":[106,111],"reduction":[107,131],"35.8":[110],"overhead.":[112],"indicates":[114],"comparable":[116],"quality":[117],"results":[119],"(QoR),":[120],"especially":[121],"when":[122,144],"weighed":[123],"against":[124],"significant":[126],"gains":[127],"in":[128,167],"time":[130],"productivity.":[133],"Beyond":[134],"work":[138],"demonstrates":[139],"that":[140],"modern":[141],"HLS":[142],"tools,":[143],"paired":[145],"automation":[147],"parameterized":[149],"code,":[150],"can":[151],"deliver":[152],"industrial":[154],"grade":[155],"ASIC":[156],"results,":[157],"bridging":[158],"gap":[160],"between":[161],"algorithm":[162],"development":[163],"deployment":[166],"beyond.":[172]},"counts_by_year":[],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}