{"id":"https://openalex.org/W4413155350","doi":"https://doi.org/10.1109/access.2025.3598581","title":"FeSATLock: An Energy Efficient and SAT Attack Resilient Logic Locking Design With FeFET LUT Architecture for Enhanced Hardware Security","display_name":"FeSATLock: An Energy Efficient and SAT Attack Resilient Logic Locking Design With FeFET LUT Architecture for Enhanced Hardware Security","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4413155350","doi":"https://doi.org/10.1109/access.2025.3598581"},"language":"en","primary_location":{"id":"doi:10.1109/access.2025.3598581","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3598581","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3598581","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092611587","display_name":"Tirumalarao Kadiyam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100463","display_name":"SRM University, Andhra Pradesh","ror":"https://ror.org/013vs5h31","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210100463"]},{"id":"https://openalex.org/I4210131147","display_name":"SRM University","ror":"https://ror.org/037skf023","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018","https://openalex.org/I4210131147"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tirumala Rao Kadiyam","raw_affiliation_strings":["Department of Electronics and Communication Engineering, SEAS, SRM University-AP, Amaravati, Andhra Pradesh, India","Department of Electronics and Communication Engineering, SEAS, SRM University-AP, Andhra Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, SEAS, SRM University-AP, Amaravati, Andhra Pradesh, India","institution_ids":["https://openalex.org/I4210131147"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, SEAS, SRM University-AP, Andhra Pradesh, India","institution_ids":["https://openalex.org/I4210100463"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013153563","display_name":"Birudu Venu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136115","display_name":"Healthcare Global Enterprises","ror":"https://ror.org/046k3mr17","country_code":"IN","type":"healthcare","lineage":["https://openalex.org/I4210136115"]},{"id":"https://openalex.org/I4210160050","display_name":"GlobalFoundries (United Kingdom)","ror":"https://ror.org/054bpg497","country_code":"GB","type":"company","lineage":["https://openalex.org/I35662394","https://openalex.org/I4210160050"]}],"countries":["GB","IN"],"is_corresponding":false,"raw_author_name":"Venu Birudu","raw_affiliation_strings":["Global Foundries Engineering Pvt. Ltd., Bengaluru, Karnataka, India","Global Foundries Engineering Private Limited, Bengaluru, Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Global Foundries Engineering Pvt. Ltd., Bengaluru, Karnataka, India","institution_ids":["https://openalex.org/I4210136115","https://openalex.org/I4210160050"]},{"raw_affiliation_string":"Global Foundries Engineering Private Limited, Bengaluru, Karnataka, India","institution_ids":["https://openalex.org/I4210136115","https://openalex.org/I4210160050"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046189427","display_name":"Aditya Japa","orcid":"https://orcid.org/0000-0003-2408-5400"},"institutions":[{"id":"https://openalex.org/I138801177","display_name":"University of Ulster","ror":"https://ror.org/01yp9g959","country_code":"GB","type":"education","lineage":["https://openalex.org/I138801177"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Aditya Japa","raw_affiliation_strings":["School of Computing, Engineering and Intelligent Systems, Ulster University, Londonderry, U.K","School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing, Engineering and Intelligent Systems, Ulster University, Londonderry, U.K","institution_ids":["https://openalex.org/I138801177"]},{"raw_affiliation_string":"School of Computing, Engineering and Intelligent Systems, Ulster University, Derry, U.K","institution_ids":["https://openalex.org/I138801177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052845202","display_name":"Fadi N. Sibai","orcid":"https://orcid.org/0000-0002-9677-8911"},"institutions":[{"id":"https://openalex.org/I179311214","display_name":"Gulf University for Science & Technology","ror":"https://ror.org/04d9rzd67","country_code":"KW","type":"education","lineage":["https://openalex.org/I179311214"]}],"countries":["KW"],"is_corresponding":false,"raw_author_name":"Fadi N. Sibai","raw_affiliation_strings":["GUST Engineering and Applied Innovation Research Centre (GEAR), Gulf University for Science and Technology, Mishref, Kuwait"],"raw_orcid":"https://orcid.org/0000-0002-9677-8911","affiliations":[{"raw_affiliation_string":"GUST Engineering and Applied Innovation Research Centre (GEAR), Gulf University for Science and Technology, Mishref, Kuwait","institution_ids":["https://openalex.org/I179311214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014560064","display_name":"Venkateswarlu Gonuguntla","orcid":"https://orcid.org/0000-0002-6857-2254"},"institutions":[{"id":"https://openalex.org/I244572783","display_name":"Symbiosis International University","ror":"https://ror.org/005r2ww51","country_code":"IN","type":"education","lineage":["https://openalex.org/I244572783"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Venkateswarlu Gonuguntla","raw_affiliation_strings":["Symbiosis Centre for Medical Image Analysis, Symbiosis International (Deemed University), Pune, India"],"raw_orcid":"https://orcid.org/0000-0002-6857-2254","affiliations":[{"raw_affiliation_string":"Symbiosis Centre for Medical Image Analysis, Symbiosis International (Deemed University), Pune, India","institution_ids":["https://openalex.org/I244572783"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086107411","display_name":"Ramesh Vaddi","orcid":"https://orcid.org/0000-0003-3158-4013"},"institutions":[{"id":"https://openalex.org/I4210100463","display_name":"SRM University, Andhra Pradesh","ror":"https://ror.org/013vs5h31","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210100463"]},{"id":"https://openalex.org/I4210131147","display_name":"SRM University","ror":"https://ror.org/037skf023","country_code":"IN","type":"education","lineage":["https://openalex.org/I145286018","https://openalex.org/I4210131147"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramesh Vaddi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, SEAS, SRM University-AP, Amaravati, Andhra Pradesh, India","Department of Electronics and Communication Engineering, SEAS, SRM University-AP, Andhra Pradesh, India"],"raw_orcid":"https://orcid.org/0000-0003-3158-4013","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, SEAS, SRM University-AP, Amaravati, Andhra Pradesh, India","institution_ids":["https://openalex.org/I4210131147"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, SEAS, SRM University-AP, Andhra Pradesh, India","institution_ids":["https://openalex.org/I4210100463"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16265609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"144271","last_page":"144286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9821000099182129,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7745157480239868},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6191998720169067},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5519440174102783},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5010361671447754},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4879898428916931},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45966681838035583},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4319363236427307},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3773365318775177},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.326753169298172},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16934186220169067},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1007685661315918}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7745157480239868},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6191998720169067},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5519440174102783},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5010361671447754},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4879898428916931},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45966681838035583},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4319363236427307},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3773365318775177},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.326753169298172},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16934186220169067},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1007685661315918},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2025.3598581","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3598581","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire/ef5740de-0392-4bea-bbbf-577d4cb8c638","is_oa":true,"landing_page_url":"https://pure.ulster.ac.uk/en/publications/ef5740de-0392-4bea-bbbf-577d4cb8c638","pdf_url":null,"source":{"id":"https://openalex.org/S4306402454","display_name":"Ulster University Research Portal (Ulster University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I138801177","host_organization_name":"University of Ulster","host_organization_lineage":["https://openalex.org/I138801177"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Rao Kadiyam, T, Birudu, V, Japa, A, Sibai, F N, Gonuguntla, V & Vaddi, R 2025, 'FeSATLock: An Energy Efficient and SAT Attack Resilient Logic Locking Design With FeFET LUT Architecture for Enhanced Hardware Security', IEEE Access, vol. 13, pp. 144271-144286. https://doi.org/10.1109/access.2025.3598581","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3598581","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3598581","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W1524250393","https://openalex.org/W1987225468","https://openalex.org/W2008819052","https://openalex.org/W2052353102","https://openalex.org/W2108987401","https://openalex.org/W2112965713","https://openalex.org/W2124954128","https://openalex.org/W2156256511","https://openalex.org/W2157661732","https://openalex.org/W2227516833","https://openalex.org/W2419784917","https://openalex.org/W2515432102","https://openalex.org/W2555501423","https://openalex.org/W2583357209","https://openalex.org/W2588234485","https://openalex.org/W2708742051","https://openalex.org/W2740597072","https://openalex.org/W2741711485","https://openalex.org/W2747980214","https://openalex.org/W2753426104","https://openalex.org/W2790282160","https://openalex.org/W2889210320","https://openalex.org/W2891852074","https://openalex.org/W2894948827","https://openalex.org/W2898878850","https://openalex.org/W2944647304","https://openalex.org/W2963001922","https://openalex.org/W2970154939","https://openalex.org/W2977663466","https://openalex.org/W2994835901","https://openalex.org/W3001684375","https://openalex.org/W3003850204","https://openalex.org/W3004931069","https://openalex.org/W3005039133","https://openalex.org/W3011088493","https://openalex.org/W3013639471","https://openalex.org/W3014275448","https://openalex.org/W3114160048","https://openalex.org/W3164014422","https://openalex.org/W3185833309","https://openalex.org/W3194956492","https://openalex.org/W4312451212","https://openalex.org/W4380680230","https://openalex.org/W4387458541","https://openalex.org/W4388240460","https://openalex.org/W4390357582","https://openalex.org/W4392121814","https://openalex.org/W4395056538","https://openalex.org/W4404102453","https://openalex.org/W4405360915","https://openalex.org/W4405363800","https://openalex.org/W4407448694"],"related_works":["https://openalex.org/W2125609625","https://openalex.org/W2155289750","https://openalex.org/W2159724425","https://openalex.org/W4231267350","https://openalex.org/W2117956479","https://openalex.org/W2053477566","https://openalex.org/W4255564979","https://openalex.org/W2149339590","https://openalex.org/W2141712138","https://openalex.org/W2003435315"],"abstract_inverted_index":{"Boolean":[0],"satisfiability":[1],"(SAT)":[2],"attacks":[3],"have":[4],"been":[5,100,128],"proven":[6],"to":[7,75,156,209,249],"be":[8],"highly":[9],"effective":[10],"against":[11,265],"logic":[12,32,65,112,258],"locking":[13,66,113,259],"techniques":[14,277],"that":[15],"secure":[16,64],"intellectual":[17],"property":[18],"(IP).":[19],"Prior":[20],"research":[21],"has":[22,99,127],"improved":[23],"the":[24,69,107,118,157,210,272],"output":[25],"corruptibility":[26],"and":[27,45,63,84,105,125,191,241,278],"SAT":[28,266,281],"attack":[29,282],"resiliency":[30],"of":[31],"locking,":[33],"but":[34],"often":[35],"results":[36],"in":[37,205,238,244,247],"large":[38],"overheads,":[39],"higher":[40,200,280],"design":[41,83,145,178,260],"effort,":[42],"increased":[43],"delay":[44],"area/energy":[46],"consumption.":[47],"This":[48],"work":[49],"presents":[50],"FeSATLock-":[51],"a":[52],"novel":[53],"ferroelectric":[54,164],"FET":[55],"(FeFET)":[56],"lookup":[57],"table":[58],"(LUT)":[59],"based":[60,95,122,144,214,222,253,276],"energy":[61,80,189,239],"efficient":[62,81],"technique":[67],"exploring":[68],"FeFET":[70,93,120,174,220],"tunable":[71],"device":[72],"characteristics":[73,78],"leading":[74],"both":[76],"steep-slope":[77],"for":[79,87,102],"circuit":[82,224,245],"hysteresis":[85],"behavior":[86],"non-volatile":[88],"(NV)":[89],"memory":[90],"design.":[91],"A":[92,110],"LUT":[94,121,143,175,221],"key":[96,103,123,176,215,226],"gate":[97,177,216],"architecture":[98],"proposed":[101,119,219,257],"management":[104],"obfuscating":[106],"original":[108],"circuit.":[109],"complete":[111],"framework":[114],"is":[115,262,269],"demonstrated":[116],"utilizing":[117],"gates,":[124],"performance":[126],"benchmarked":[129],"with":[130,202,225,271],"baseline":[131,211,250],"40nm":[132],"Complementary":[133],"Metal":[134],"Oxide":[135],"Semiconductor":[136],"Static":[137],"Random":[138],"Access":[139],"Memory":[140],"(CMOS":[141],"SRAM)":[142],"at":[146,161],"<inline-formula":[147,180,192,229],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[148,168,181,193,230],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[149,169,182,194,231],"<tex-math":[150,170,183,195,232],"notation=\"LaTeX\">${\\mathrm{V}}_{\\mathbf":[151],"{DD}}":[152],"=0.5$":[153],"</tex-math></inline-formula>V.":[154],"Due":[155],"steep":[158],"slope":[159],"characteristics,":[160],"an":[162],"optimal":[163],"layer":[165],"thickness":[166],"(<inline-formula":[167],"notation=\"LaTeX\">${\\mathrm{t}}_{\\mathbf":[171],"{fe}}$":[172],"</tex-math></inline-formula>),":[173],"achieves":[179],"notation=\"LaTeX\">$\\sim":[184,196,233],"2.68\\times":[185],"$":[186,198,235],"</tex-math></inline-formula>":[187,199,236],"lower":[188],"consumption,":[190],"6.01\\times":[197],"speed":[201,246],"~23%":[203],"reduction":[204,237],"transistor":[206],"count,":[207],"compared":[208,270],"CMOS":[212,251],"SRAM":[213,252],"designs.":[217,255],"The":[218,256],"locked":[223,254],"gates":[227],"demonstrate":[228,279],"2.21\\times":[234],"consumption":[240],"~4.75x":[242],"improvement":[243],"comparison":[248],"methodology":[261],"further":[263],"evaluated":[264],"attack,":[267],"robustness":[268],"existing":[273],"XOR,":[274],"MUX":[275],"resiliency.":[283]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-08-17T00:00:00"}