{"id":"https://openalex.org/W4414229439","doi":"https://doi.org/10.1109/access.2025.3597293","title":"An RTL-Based General Synthesis Methodology for Device-Independent Ternary Logic Circuits","display_name":"An RTL-Based General Synthesis Methodology for Device-Independent Ternary Logic Circuits","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4414229439","doi":"https://doi.org/10.1109/access.2025.3597293"},"language":"en","primary_location":{"id":"doi:10.1109/access.2025.3597293","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3597293","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3597293","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108082385","display_name":"H. Park","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hanmok Park","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"],"raw_orcid":"https://orcid.org/0009-0009-0160-7166","affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Seonghoon Kim","orcid":"https://orcid.org/0009-0009-1655-3383"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seonghoon Kim","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"],"raw_orcid":"https://orcid.org/0009-0009-1655-3383","affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004260617","display_name":"Sunmean Kim","orcid":"https://orcid.org/0000-0001-8240-5658"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunmean Kim","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-8240-5658","affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032455044","display_name":"Taigon Song","orcid":"https://orcid.org/0000-0001-5243-4132"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taigon Song","raw_affiliation_strings":["School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-5243-4132","affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31419693"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.8504,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71967065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"13","issue":null,"first_page":"163648","last_page":"163660"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8790000081062317},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.8047999739646912},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6014999747276306},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.59579998254776},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5777999758720398},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47749999165534973},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.47440001368522644},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.39649999141693115}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8790000081062317},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.8047999739646912},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6276000142097473},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6014999747276306},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.59579998254776},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5777999758720398},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47749999165534973},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.47440001368522644},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.39649999141693115},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3930000066757202},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3840999901294708},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3732999861240387},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.3698999881744385},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.35179999470710754},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3321000039577484},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.319599986076355},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.3061000108718872},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.30239999294281006},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.28949999809265137},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.27399998903274536},{"id":"https://openalex.org/C178421362","wikidata":"https://www.wikidata.org/wiki/Q176786","display_name":"Intuitionistic logic","level":3,"score":0.267300009727478},{"id":"https://openalex.org/C88482812","wikidata":"https://www.wikidata.org/wiki/Q6453666","display_name":"Modular programming","level":2,"score":0.26460000872612},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2590000033378601},{"id":"https://openalex.org/C60048249","wikidata":"https://www.wikidata.org/wiki/Q37437","display_name":"Syntax","level":2,"score":0.25130000710487366}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2025.3597293","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3597293","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:2482c318e8f646898c00e6db3ecdc093","is_oa":true,"landing_page_url":"https://doaj.org/article/2482c318e8f646898c00e6db3ecdc093","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 13, Pp 163648-163660 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3597293","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3597293","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1320682938","display_name":null,"funder_award_id":"RS-2023-00236772","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"},{"id":"https://openalex.org/G7265660890","display_name":null,"funder_award_id":"RS-2020-NR047144","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G7452875865","display_name":null,"funder_award_id":"RS-2022-NR075822","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W2062143991","https://openalex.org/W2112173236","https://openalex.org/W2152997357","https://openalex.org/W2606867011","https://openalex.org/W2730925321","https://openalex.org/W2806525215","https://openalex.org/W2959371354","https://openalex.org/W2960626275","https://openalex.org/W2975115906","https://openalex.org/W3022068489","https://openalex.org/W3026337110","https://openalex.org/W3048835310","https://openalex.org/W3174195390","https://openalex.org/W3213128811","https://openalex.org/W4206222163","https://openalex.org/W4232332415","https://openalex.org/W4283387266","https://openalex.org/W4312979426","https://openalex.org/W4382365709","https://openalex.org/W4387789849","https://openalex.org/W4404688118","https://openalex.org/W4405844780","https://openalex.org/W4410507405"],"related_works":[],"abstract_inverted_index":{"Ternary":[0],"logic":[1,21,60,95,113,152],"circuits":[2,32],"are":[3],"considered":[4],"a":[5,67,83,91],"high-potential":[6],"alternative":[7],"that":[8,45,70,125,146],"can":[9,71],"continue":[10],"the":[11,40,55,102,138],"technological":[12],"advance":[13],"of":[14,57,85],"binary":[15],"logic.":[16],"Current":[17],"studies":[18],"in":[19,115,153],"ternary":[20,31,52,59,76,86,94,106,151,155],"focus":[22],"on":[23,28,50,97,134],"two":[24],"aspects:":[25],"One":[26],"focuses":[27],"designing":[29],"specific":[30],"(such":[33],"as":[34,158],"adders,":[35],"multipliers,":[36],"and":[37,39,66,100,109,163],"CPUs),":[38],"other":[41],"proposes":[42,81],"design":[43,48],"methodologies":[44],"make":[46],"circuit":[47],"possible":[49],"targeted":[51],"devices.":[53,77],"However,":[54],"implementation":[56],"large-scale":[58],"requires":[61],"hardware":[62],"description":[63],"language":[64],"(HDL)":[65],"synthesis":[68,114,117,122],"methodology":[69,84,148],"be":[72],"applied":[73],"to":[74,137],"various":[75,154],"Thus,":[78],"this":[79],"study":[80],"1)":[82],"RTL-to-gate-level":[87],"netlist":[88,128],"synthesis,":[89],"2)":[90],"syntax":[92],"for":[93,112],"based":[96],"Verilog":[98],"HDL,":[99],"3)":[101],"first":[103,120],"GT-LOGIC":[104],"(generic":[105],"logic)":[107],"library":[108],"mapping":[110],"strategy":[111],"our":[116,126,147],"process.":[118],"Our":[119],"RTL-level":[121],"method":[123],"reports":[124],"synthesized":[127],"shows":[129],"63.39%":[130],"reduced":[131],"cell":[132],"count":[133],"average":[135],"compared":[136],"previous":[139],"MUX-based":[140],"synthesis.":[141],"In":[142],"addition,":[143],"we":[144],"emphasize":[145],"successfully":[149],"synthesizes":[150],"devices":[156],"such":[157],"Memristor-based":[159],"CMOS,":[160],"CNTFET,":[161],"T-CMOS,":[162],"DEPFET.":[164]},"counts_by_year":[{"year":2026,"cited_by_count":3}],"updated_date":"2026-08-16T07:02:28.622633","created_date":"2025-10-10T00:00:00"}