{"id":"https://openalex.org/W4410027470","doi":"https://doi.org/10.1109/access.2025.3566614","title":"DExIMA: Design Explorer for In-Memory Architectures","display_name":"DExIMA: Design Explorer for In-Memory Architectures","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4410027470","doi":"https://doi.org/10.1109/access.2025.3566614"},"language":"en","primary_location":{"id":"doi:10.1109/access.2025.3566614","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3566614","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2025.3566614","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081003054","display_name":"Andrea Coluccio","orcid":"https://orcid.org/0000-0001-6588-858X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Coluccio","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6588-858X","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106752575","display_name":"Alessio Naclerio","orcid":"https://orcid.org/0009-0009-8655-1324"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessio Naclerio","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0009-0009-8655-1324","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012025330","display_name":"Marco Vacca","orcid":"https://orcid.org/0000-0003-2920-3357"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Vacca","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0003-2920-3357","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015438782","display_name":"Giovanna Turvani","orcid":"https://orcid.org/0000-0002-8520-906X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanna Turvani","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8520-906X","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036441962","display_name":"Mariagrazia Graziano","orcid":"https://orcid.org/0000-0002-8721-9990"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mariagrazia Graziano","raw_affiliation_strings":["Department of Applied Science and Technology, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8721-9990","affiliations":[{"raw_affiliation_string":"Department of Applied Science and Technology, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077512098","display_name":"Maurizio Zamboni","orcid":"https://orcid.org/0000-0001-8179-5973"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Zamboni","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-8179-5973","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":{"value":2075,"currency":"USD","value_usd":2075},"apc_paid":{"value":2075,"currency":"USD","value_usd":2075},"fwci":1.8618,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.83485857,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"13","issue":null,"first_page":"79217","last_page":"79236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7290492057800293},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4738771617412567},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3530007600784302},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32503727078437805}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7290492057800293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4738771617412567},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3530007600784302},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32503727078437805}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2025.3566614","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3566614","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:3dde0bebffd34f4fbdc0a17eb9b1857e","is_oa":true,"landing_page_url":"https://doaj.org/article/3dde0bebffd34f4fbdc0a17eb9b1857e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 13, Pp 79217-79236 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2025.3566614","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2025.3566614","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1588610713","https://openalex.org/W1981220134","https://openalex.org/W2004752093","https://openalex.org/W2056118148","https://openalex.org/W2071693325","https://openalex.org/W2118108626","https://openalex.org/W2128414660","https://openalex.org/W2138244835","https://openalex.org/W2147657366","https://openalex.org/W2300242332","https://openalex.org/W2464177207","https://openalex.org/W2537959404","https://openalex.org/W2725179571","https://openalex.org/W2776892412","https://openalex.org/W2887561955","https://openalex.org/W2899641901","https://openalex.org/W2910467383","https://openalex.org/W2947256767","https://openalex.org/W2962866080","https://openalex.org/W2980688670","https://openalex.org/W3000277453","https://openalex.org/W3007162353","https://openalex.org/W3008661883","https://openalex.org/W3032819016","https://openalex.org/W3036901913","https://openalex.org/W3212353174","https://openalex.org/W4234059142","https://openalex.org/W4401878809","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"In":[0,88],"recent":[1],"years,":[2],"Computer-Aided":[3],"Design":[4,31,103],"(CAD)":[5],"software":[6,19],"have":[7,96],"become":[8],"indispensable":[9],"tools":[10,39],"for":[11,105,122,192],"designing,":[12],"testing,":[13],"and":[14,43,66,81,126,147,161,176,194],"synthesizing":[15],"logic":[16,177],"circuits.":[17],"Commercial":[18],"provided":[20],"by":[21],"companies":[22],"like":[23],"Synopsys,":[24],"Cadence,":[25],"or":[26],"Mentor":[27],"dominate":[28],"the":[29,50,70,75,79,82,93,102,112,123],"Electronic":[30],"Automation":[32],"(EDA)":[33],"field.":[34],"Nevertheless,":[35,154],"several":[36],"Open":[37],"Source":[38],"are":[40,179],"also":[41],"available,":[42],"some":[44],"of":[45,115,129,133],"them":[46],"aim":[47,114],"at":[48,150],"assisting":[49],"designer":[51],"in":[52,84,205],"emerging":[53],"Beyond-von-Neumann":[54],"computing":[55],"paradigms,":[56],"such":[57],"as":[58],"Logic-in-Memory":[59,141],"(LiM).":[60],"LiM":[61,94,134,172,197,206],"is":[62,185],"a":[63,117,130,151,157,162,186],"promising":[64],"architectural":[65,159],"technological":[67],"solution":[68],"to":[69,92,171,201],"von":[71],"Neumann":[72],"Bottleneck,":[73],"i.e.":[74],"performance":[76,127,164],"gap":[77],"between":[78],"CPU":[80],"memory":[83,146,175],"classical":[85],"CPU-Memory":[86],"structures.":[87],"literature,":[89],"various":[90],"approaches":[91,204],"paradigm":[95],"been":[97],"proposed.":[98],"This":[99],"paper":[100],"introduces":[101],"Explorer":[104],"In-Memory":[106],"Architectures":[107],"(DExIMA)":[108],"tool,":[109],"which":[110,144],"has":[111],"ambitious":[113],"providing":[116],"well-defined":[118],"design":[119],"flow":[120],"strategy":[121],"development,":[124],"validation":[125],"estimation":[128,165],"wide":[131],"range":[132],"architectures.":[135],"Currently,":[136],"DExIMA":[137,155,184],"focuses":[138],"on":[139],"Coarse-grain":[140],"(CGLiM)":[142],"architectures,":[143],"integrate":[145],"computation":[148],"elements":[149,178],"coarse-grain":[152],"level.":[153],"encompasses":[156],"flexible":[158],"model":[160],"modular":[163],"engine":[166],"that":[167],"can":[168],"be":[169],"adapted":[170],"implementations":[173],"where":[174],"more":[180],"finely":[181],"integrated.":[182],"Hence,":[183],"versatile":[187],"tool":[188],"offering":[189],"an":[190],"environment":[191],"testing":[193],"comparing":[195],"different":[196],"solutions,":[198],"empowering":[199],"designers":[200],"explore":[202],"novel":[203],"architecture":[207],"design.":[208]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}