{"id":"https://openalex.org/W4402569188","doi":"https://doi.org/10.1109/access.2024.3462597","title":"CoNfasTT: A Configurable, Scalable, and Fast Dual Mode Logic-Based NTT Design","display_name":"CoNfasTT: A Configurable, Scalable, and Fast Dual Mode Logic-Based NTT Design","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4402569188","doi":"https://doi.org/10.1109/access.2024.3462597"},"language":"en","primary_location":{"id":"doi:10.1109/access.2024.3462597","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1109/access.2024.3462597","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dx.doi.org/10.1109/access.2024.3462597","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114227603","display_name":"Eldar Cohen","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Eldar Cohen","raw_affiliation_strings":["EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel"],"raw_orcid":"https://orcid.org/0009-0008-8751-7542","affiliations":[{"raw_affiliation_string":"EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007161424","display_name":"Leonid Yavits","orcid":"https://orcid.org/0000-0001-5248-3997"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Leonid Yavits","raw_affiliation_strings":["EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0001-5248-3997","affiliations":[{"raw_affiliation_string":"EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001241230","display_name":"Benjamin M. Zaidel","orcid":"https://orcid.org/0000-0002-3949-3135"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Benjamin M. Zaidel","raw_affiliation_strings":["EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-3949-3135","affiliations":[{"raw_affiliation_string":"EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-4994-1536","affiliations":[{"raw_affiliation_string":"EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032341525","display_name":"Itamar Levi","orcid":"https://orcid.org/0000-0002-5591-5799"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Itamar Levi","raw_affiliation_strings":["EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-5591-5799","affiliations":[{"raw_affiliation_string":"EnICS Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"EnICS Labs, Faculty of Engineering, Bar-Ilan University, Ramat-Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14425752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"150486","last_page":"150501"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9553999900817871,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9553999900817871,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7457489967346191},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5797777771949768},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5754402875900269},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5518112182617188},{"id":"https://openalex.org/keywords/dual-mode","display_name":"Dual mode","score":0.5259140729904175},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.512201726436615},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4386628568172455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3722497820854187},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3394319415092468},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32371217012405396},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.12321102619171143},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11847516894340515},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10737311840057373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06593680381774902}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7457489967346191},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5797777771949768},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5754402875900269},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5518112182617188},{"id":"https://openalex.org/C3019325349","wikidata":"https://www.wikidata.org/wiki/Q3874753","display_name":"Dual mode","level":2,"score":0.5259140729904175},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.512201726436615},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4386628568172455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3722497820854187},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3394319415092468},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32371217012405396},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.12321102619171143},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11847516894340515},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10737311840057373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06593680381774902},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2024.3462597","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1109/access.2024.3462597","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:5be57f4a7abf4c3a9c9d85c6dde1fe57","is_oa":true,"landing_page_url":"https://doaj.org/article/5be57f4a7abf4c3a9c9d85c6dde1fe57","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 12, Pp 150486-150501 (2024)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2024.3462597","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1109/access.2024.3462597","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W179223734","https://openalex.org/W1498685334","https://openalex.org/W1539883310","https://openalex.org/W1999085092","https://openalex.org/W2004814164","https://openalex.org/W2009441606","https://openalex.org/W2026445983","https://openalex.org/W2079219927","https://openalex.org/W2104943391","https://openalex.org/W2113992957","https://openalex.org/W2142702094","https://openalex.org/W2167065655","https://openalex.org/W2243815476","https://openalex.org/W2467320551","https://openalex.org/W2544862116","https://openalex.org/W2734990741","https://openalex.org/W2903169466","https://openalex.org/W2934510082","https://openalex.org/W2952334088","https://openalex.org/W2962820765","https://openalex.org/W2979557494","https://openalex.org/W2981801946","https://openalex.org/W2982379075","https://openalex.org/W2995995168","https://openalex.org/W3036016265","https://openalex.org/W3044990673","https://openalex.org/W3046363520","https://openalex.org/W3065439923","https://openalex.org/W3217272717","https://openalex.org/W4231896027","https://openalex.org/W4240339612","https://openalex.org/W4248779805","https://openalex.org/W4250492047","https://openalex.org/W4252543992","https://openalex.org/W4384787353","https://openalex.org/W4394977294","https://openalex.org/W4399409036","https://openalex.org/W4400232243","https://openalex.org/W4400488260","https://openalex.org/W6780580399","https://openalex.org/W6847067301"],"related_works":["https://openalex.org/W2392631856","https://openalex.org/W4379400065","https://openalex.org/W2355651228","https://openalex.org/W2330491326","https://openalex.org/W2768219827","https://openalex.org/W1992581387","https://openalex.org/W4377079806","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2130565894"],"abstract_inverted_index":{"This":[0,15],"paper":[1],"presents":[2],"a":[3,74,143,226,235,243],"scalable,":[4],"fully-unrolled":[5],"Number":[6],"Theory":[7],"Transform":[8],"(NTT)":[9],"architecture":[10,16],"that":[11,246],"eliminates":[12,88],"memory":[13,89],"registers.":[14],"leverages":[17],"Dual-Mode":[18],"Logic":[19],"(DML)":[20],"technology":[21],"to":[22,49,115,133,215,218,251],"achieve":[23],"configurability":[24],"for":[25,258],"various":[26,105],"input":[27],"sizes":[28],"<inline-formula":[29,37,159,168],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[30,38,160,169,183,196],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[31,39,161,170,184,197],"<tex-math":[32,40,162,171,185,198],"notation=\"LaTeX\">$(N)$":[33],"</tex-math></inline-formula>":[34,166,175],"and":[35,77,92,100,129,142,167],"bit-widths":[36],"notation=\"LaTeX\">$(K)$":[41],"</tex-math></inline-formula>.":[42],"The":[43,95],"design":[44,124,224,241,259],"targets":[45],"hardware":[46,148],"acceleration,":[47],"aiming":[48],"deliver":[50],"NTT":[51,99,149,157],"functionality":[52],"at":[53,234],"the":[54,83,108,240,252],"speed":[55],"of":[56,98,111,146],"signal":[57],"propagation":[58],"without":[59],"relying":[60],"on":[61],"registers":[62],"or":[63,192,212],"incurring":[64],"pipeline-related":[65],"trade-offs.":[66],"Our":[67],"implementation":[68],"offers":[69,225],"several":[70],"potential":[71],"optimizations,":[72],"including":[73],"unique,":[75],"fully-combinational,":[76],"low-cost":[78],"modular":[79],"reduction":[80],"technique":[81],"within":[82],"K-RED":[84],"algorithm.":[85],"Furthermore,":[86],"it":[87],"access":[90],"penalties":[91],"control":[93],"overhead.":[94],"widespread":[96],"adoption":[97],"similar":[101],"repeated":[102],"structures":[103],"across":[104],"fields":[106],"underscores":[107],"broad":[109],"applicability":[110],"our":[112,122,223],"findings.":[113],"Similar":[114],"large-scale":[116],"DML-based":[117],"architectures":[118],"(e.g.,":[119],"MAC":[120],"multipliers),":[121],"DML-NTT":[123],"can":[125],"optimize":[126],"both":[127],"performance":[128,194,228,248],"energy":[130,180,237],"consumption":[131],"compared":[132],"standard":[134],"CMOS":[135,140,221,254],"implementations.":[136],"Evaluation":[137],"against":[138],"its":[139],"counterpart":[141],"diverse":[144],"set":[145],"existing":[147],"implementations":[150],"demonstrates":[151],"high":[152,179],"efficiency.":[153],"For":[154],"instance,":[155],"an":[156,219],"with":[158],"notation=\"LaTeX\">$N":[163],"=":[164,173],"2^{10}$":[165],"notation=\"LaTeX\">$K":[172],"2^{5}$":[174],"bits":[176],"achieves":[177],"either":[178],"efficiency":[181],"(<inline-formula":[182,195],"notation=\"LaTeX\">$0.227~\\mu":[186],"$":[187,200],"</tex-math></inline-formula>J":[188],"in":[189,202,230],"static":[190,244],"mode)":[191],"superior":[193],"notation=\"LaTeX\">$0.018~\\mu":[199],"</tex-math></inline-formula>s":[201],"dynamic":[203,231],"mode).":[204],"These":[205],"results":[206],"surpass":[207],"all":[208],"known":[209],"synchronous/iterative":[210],"(rolled)":[211],"memory-based":[213],"designs":[214],"date.":[216],"Compared":[217],"unrolled":[220,253],"implementation,":[222],"2x":[227],"improvement":[229],"mode,":[232],"albeit":[233],"5x":[236],"cost.":[238],"Additionally,":[239],"incorporates":[242],"mode":[245],"exhibits":[247],"nearly":[249],"identical":[250],"architecture,":[255],"providing":[256],"flexibility":[257],"considerations.":[260]},"counts_by_year":[],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}