{"id":"https://openalex.org/W4401691638","doi":"https://doi.org/10.1109/access.2024.3446308","title":"Analog Flat-Level Circuit Synthesis With Genetic Algorithms","display_name":"Analog Flat-Level Circuit Synthesis With Genetic Algorithms","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4401691638","doi":"https://doi.org/10.1109/access.2024.3446308"},"language":"en","primary_location":{"id":"doi:10.1109/access.2024.3446308","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1109/access.2024.3446308","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://dx.doi.org/10.1109/access.2024.3446308","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101607736","display_name":"Miguel Campilho-Gomes","orcid":"https://orcid.org/0000-0002-7616-9334"},"institutions":[{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Miguel Campilho-Gomes","raw_affiliation_strings":["Centro de Estudos e Desenvolvimento de Electrónica e Telecomunicações (CEDET), Instituto Superior de Engenharia de Lisboa (ISEL), Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0000-0002-7616-9334","affiliations":[{"raw_affiliation_string":"Centro de Estudos e Desenvolvimento de Electrónica e Telecomunicações (CEDET), Instituto Superior de Engenharia de Lisboa (ISEL), Lisbon, Portugal","institution_ids":["https://openalex.org/I203847022"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001538783","display_name":"Rui Santos\u2010Tavares","orcid":"https://orcid.org/0000-0001-6103-4851"},"institutions":[{"id":"https://openalex.org/I83558840","display_name":"Universidade Nova de Lisboa","ror":"https://ror.org/02xankh89","country_code":"PT","type":"education","lineage":["https://openalex.org/I83558840"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Rui Tavares","raw_affiliation_strings":["NOVA School of Science and Technology, Caparica, Portugal"],"raw_orcid":"https://orcid.org/0000-0001-6103-4851","affiliations":[{"raw_affiliation_string":"NOVA School of Science and Technology, Caparica, Portugal","institution_ids":["https://openalex.org/I83558840"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035700004","display_name":"Jo\u00e3o Go\u00eas","orcid":"https://orcid.org/0000-0002-8434-8391"},"institutions":[{"id":"https://openalex.org/I83558840","display_name":"Universidade Nova de Lisboa","ror":"https://ror.org/02xankh89","country_code":"PT","type":"education","lineage":["https://openalex.org/I83558840"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jo\u00e3o Goes","raw_affiliation_strings":["NOVA School of Science and Technology, Caparica, Portugal"],"raw_orcid":"https://orcid.org/0000-0002-8434-8391","affiliations":[{"raw_affiliation_string":"NOVA School of Science and Technology, Caparica, Portugal","institution_ids":["https://openalex.org/I83558840"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101607736"],"corresponding_institution_ids":["https://openalex.org/I203847022"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.4006,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60720567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"12","issue":null,"first_page":"115532","last_page":"115545"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6369946002960205},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.5325348377227783},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4488872289657593},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.41873615980148315},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3309376835823059},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23056071996688843},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11914384365081787}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6369946002960205},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.5325348377227783},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4488872289657593},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.41873615980148315},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3309376835823059},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23056071996688843},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11914384365081787},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2024.3446308","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1109/access.2024.3446308","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:run.unl.pt:10362/179692","is_oa":true,"landing_page_url":"http://hdl.handle.net/10362/179692","pdf_url":"https://run.unl.pt/bitstream/10362/179692/1/Analog_Flat-Level_Circuit_Synthesis_With_Genetic_Algorithms.pdf","source":{"id":"https://openalex.org/S4306400678","display_name":"Universidade Nova de Lisboa's Repository (Universidade Nova de Lisboa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I83558840","host_organization_name":"Universidade Nova de Lisboa","host_organization_lineage":["https://openalex.org/I83558840"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"journal article"},{"id":"pmh:oai:doaj.org/article:8c115d804308487ba2c41a4692890416","is_oa":true,"landing_page_url":"https://doaj.org/article/8c115d804308487ba2c41a4692890416","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 12, Pp 115532-115545 (2024)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2024.3446308","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1109/access.2024.3446308","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1495408842","https://openalex.org/W1498049291","https://openalex.org/W1573974531","https://openalex.org/W1576818901","https://openalex.org/W1595159159","https://openalex.org/W1595498733","https://openalex.org/W1659842140","https://openalex.org/W1986342384","https://openalex.org/W1995861141","https://openalex.org/W1999357165","https://openalex.org/W2030249451","https://openalex.org/W2032310729","https://openalex.org/W2038150030","https://openalex.org/W2067964949","https://openalex.org/W2077034095","https://openalex.org/W2096249093","https://openalex.org/W2099549006","https://openalex.org/W2100983440","https://openalex.org/W2103116353","https://openalex.org/W2108930751","https://openalex.org/W2124927125","https://openalex.org/W2126105956","https://openalex.org/W2126179721","https://openalex.org/W2134378541","https://openalex.org/W2138758959","https://openalex.org/W2144133630","https://openalex.org/W2144317842","https://openalex.org/W2146080060","https://openalex.org/W2146527760","https://openalex.org/W2152195021","https://openalex.org/W2152779599","https://openalex.org/W2167580870","https://openalex.org/W2368587440","https://openalex.org/W2400942023","https://openalex.org/W2539776105","https://openalex.org/W2546206186","https://openalex.org/W2551076380","https://openalex.org/W2885948601","https://openalex.org/W2903180046","https://openalex.org/W2911472431","https://openalex.org/W2913905703","https://openalex.org/W2967448765","https://openalex.org/W2997143235","https://openalex.org/W3009193187","https://openalex.org/W3022807101","https://openalex.org/W3023540311","https://openalex.org/W3107965887","https://openalex.org/W3174195390","https://openalex.org/W3203011645","https://openalex.org/W4255722531","https://openalex.org/W4285047362","https://openalex.org/W4379184402","https://openalex.org/W6729300406"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2375192119"],"abstract_inverted_index":{"This":[0,14],"paper":[1,185],"proposes":[2],"new":[3],"techniques":[4,108,134],"for":[5,53,111],"automatic":[6,158],"simulation-based":[7],"analog":[8,54,104,112],"circuit":[9,32,63,113,163,175],"synthesis":[10,93,114],"using":[11,78,199],"genetic":[12,29,45,120],"algorithms.":[13],"is":[15,68,94],"intended":[16],"to":[17,19,61,124,128],"contribute":[18,123],"the":[20,38,50,79,88,119,162,171],"set":[21],"of":[22,99,143,148,173,209,215,221,227,229],"electronic":[23],"design":[24],"automation":[25],"tools":[26],"that":[27,36,115],"use":[28,37],"algorithms":[30],"in":[31,118,183],"synthesis,":[33],"especially":[34],"those":[35],"simulator-in-the-loop":[39],"paradigm.":[40],"In":[41],"this":[42,184],"study,":[43],"a":[44,72,187,200,206,213,218,225],"algorithm":[46],"was":[47],"employed":[48],"as":[49,87,138],"generation":[51],"engine":[52],"circuits,":[55],"and":[56,81,130,153,165,168,177,224],"variable-length":[57],"chromosomes":[58],"were":[59],"used":[60],"describe":[62],"topology.":[64],"The":[65,157,180],"entire":[66],"process":[67,159],"carried":[69],"out":[70],"on":[71],"flat":[73],"level":[74],"(device":[75],"level),":[76],"i.e.":[77],"transistor":[80],"other":[82],"elementary":[83,90],"devices":[84],"(e.g.":[85],"resistors)":[86],"basic":[89],"blocks.":[91],"Circuit":[92],"accomplished":[95],"without":[96],"any":[97],"knowledge":[98],"previously":[100],"defined":[101],"topologies":[102],"(or":[103],"block":[105],"cells).":[106],"Three":[107],"are":[109,116],"presented":[110],"incorporated":[117],"algorithm,":[121],"which":[122],"its":[125],"robustness,":[126],"leading":[127],"better":[129],"faster":[131],"results.":[132],"These":[133],"can":[135],"be":[136],"summarized":[137],"follows:":[139],"1)":[140],"adaptive":[141],"probability":[142],"chromosome":[144],"acceptance,":[145],"2)":[146],"removal":[147],"redundant":[149],"or":[150],"useless":[151],"components,":[152],"3)":[154],"segmented":[155],"evolution.":[156],"starts":[160],"with":[161,170,196,205],"input":[164],"output":[166],"specifications":[167],"proceeds":[169],"evolution":[172],"both":[174],"topology":[176],"component":[178],"sizing.":[179],"results":[181],"shown":[182],"include":[186],"40":[188],"dB":[189],"DC":[190],"gain":[191,214],"amplifier,":[192],"which,":[193],"when":[194],"evaluated":[195],"SPECTRE/CADENCE":[197],"6.0,":[198],"standard":[201],"130":[202],"nm":[203],"technology,":[204],"load":[207],"capacitor":[208],"10":[210],"pF,":[211],"has":[212],"102":[216],"V/V,":[217],"GBW":[219],"product":[220],"70":[222],"MHz,":[223],"figure":[226],"merit":[228],"1436":[230],"MHz.pF/mW.":[231]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}