{"id":"https://openalex.org/W4396941419","doi":"https://doi.org/10.1109/access.2024.3401235","title":"Near Threshold Computation of Partitioned Ring Learning With Error (RLWE) Hardware Accelerator on Reconfigurable Architecture","display_name":"Near Threshold Computation of Partitioned Ring Learning With Error (RLWE) Hardware Accelerator on Reconfigurable Architecture","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4396941419","doi":"https://doi.org/10.1109/access.2024.3401235"},"language":"en","primary_location":{"id":"doi:10.1109/access.2024.3401235","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3401235","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10530989.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10530989.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036811610","display_name":"Paresh Baidya","orcid":"https://orcid.org/0009-0009-2647-4961"},"institutions":[{"id":"https://openalex.org/I187761245","display_name":"National Institute of Technology Jamshedpur","ror":"https://ror.org/01sebzx27","country_code":"IN","type":"education","lineage":["https://openalex.org/I187761245"]},{"id":"https://openalex.org/I193073490","display_name":"Siksha O Anusandhan University","ror":"https://ror.org/056ep7w45","country_code":"IN","type":"education","lineage":["https://openalex.org/I193073490"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Paresh Baidya","raw_affiliation_strings":["Department of Computer Science and Engineering, Siksha ‘O’ Anusandhan, Bhubaneswar, India","Dept. of Mathematics, National Institute of Technology Jamshedpur, Jamshedpur, India"],"raw_orcid":"https://orcid.org/0009-0009-2647-4961","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Siksha ‘O’ Anusandhan, Bhubaneswar, India","institution_ids":["https://openalex.org/I193073490"]},{"raw_affiliation_string":"Dept. of Mathematics, National Institute of Technology Jamshedpur, Jamshedpur, India","institution_ids":["https://openalex.org/I187761245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101436820","display_name":"Swagata Mandal","orcid":"https://orcid.org/0000-0002-0534-3083"},"institutions":[{"id":"https://openalex.org/I99601430","display_name":"Maulana Abul Kalam Azad University of Technology, West Bengal","ror":"https://ror.org/030tcae29","country_code":"IN","type":"education","lineage":["https://openalex.org/I99601430"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swagata Mandal","raw_affiliation_strings":["Department of Electronics and Communication, Jalpaiguri Government Engineering College, Maulana Abul Kalam Azad University of Technology at West Bengal, Kolkata, India"],"raw_orcid":"https://orcid.org/0000-0002-0534-3083","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, Jalpaiguri Government Engineering College, Maulana Abul Kalam Azad University of Technology at West Bengal, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025688547","display_name":"Rourab Paul","orcid":"https://orcid.org/0000-0001-5322-281X"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]},{"id":"https://openalex.org/I193073490","display_name":"Siksha O Anusandhan University","ror":"https://ror.org/056ep7w45","country_code":"IN","type":"education","lineage":["https://openalex.org/I193073490"]}],"countries":["IN","IT"],"is_corresponding":false,"raw_author_name":"Rourab Paul","raw_affiliation_strings":["Department of Computer Science and Engineering, Siksha ‘O’ Anusandhan, Bhubaneswar, India","Dept. of Computer Science, University of Pisa, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5322-281X","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Siksha ‘O’ Anusandhan, Bhubaneswar, India","institution_ids":["https://openalex.org/I193073490"]},{"raw_affiliation_string":"Dept. of Computer Science, University of Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.9808,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73761825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"12","issue":null,"first_page":"68814","last_page":"68827"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9783999919891357,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.74249267578125},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6448829770088196},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5723974108695984},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49229562282562256},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4905216097831726},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.4711393713951111},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.45355066657066345},{"id":"https://openalex.org/keywords/ring","display_name":"Ring (chemistry)","score":0.4442911446094513},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4023143947124481},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33127185702323914},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.31212159991264343},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15824684500694275},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14844337105751038},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09323015809059143}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74249267578125},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6448829770088196},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5723974108695984},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49229562282562256},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4905216097831726},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.4711393713951111},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.45355066657066345},{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.4442911446094513},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4023143947124481},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33127185702323914},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31212159991264343},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15824684500694275},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14844337105751038},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09323015809059143},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2024.3401235","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3401235","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10530989.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:d5824326b47c447abb88ee368a20a528","is_oa":true,"landing_page_url":"https://doaj.org/article/d5824326b47c447abb88ee368a20a528","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 12, Pp 68814-68827 (2024)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2024.3401235","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3401235","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10530989.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4396941419.pdf"},"referenced_works_count":41,"referenced_works":["https://openalex.org/W43667552","https://openalex.org/W72736654","https://openalex.org/W159145550","https://openalex.org/W179223734","https://openalex.org/W1014461153","https://openalex.org/W1580045882","https://openalex.org/W1598269861","https://openalex.org/W1894044547","https://openalex.org/W1936753088","https://openalex.org/W2013409221","https://openalex.org/W2014316444","https://openalex.org/W2040236464","https://openalex.org/W2061139471","https://openalex.org/W2061949491","https://openalex.org/W2073459066","https://openalex.org/W2079219927","https://openalex.org/W2098290658","https://openalex.org/W2106970188","https://openalex.org/W2113992957","https://openalex.org/W2168493238","https://openalex.org/W2212436842","https://openalex.org/W2276642966","https://openalex.org/W2305859603","https://openalex.org/W2475466576","https://openalex.org/W2981801946","https://openalex.org/W2995101712","https://openalex.org/W2997879448","https://openalex.org/W3033033241","https://openalex.org/W3048071914","https://openalex.org/W3088315145","https://openalex.org/W3200754280","https://openalex.org/W4236432903","https://openalex.org/W4250498021","https://openalex.org/W4256464439","https://openalex.org/W4320918011","https://openalex.org/W4380484973","https://openalex.org/W4383899661","https://openalex.org/W4384159582","https://openalex.org/W6637131181","https://openalex.org/W6668990524","https://openalex.org/W6771398125"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2518118925","https://openalex.org/W3159273459","https://openalex.org/W4383503138","https://openalex.org/W2281932057","https://openalex.org/W3131592046","https://openalex.org/W3214999411","https://openalex.org/W4391536292"],"abstract_inverted_index":{"The":[0,20,32,247,259,270],"Ring":[1,111],"Learning":[2,112],"With":[3,113],"Error":[4,114],"(RLWE)":[5],"algorithm":[6,277],"plays":[7],"a":[8,117,149,160,274,284,292],"crucial":[9],"role":[10],"in":[11,29,165,229,237,309],"Post":[12],"Quantum":[13],"Cryptography":[14,101],"(PQC)":[15,102],"and":[16,39,53,58,103,124,322,337],"Homomorphic":[17,104],"Encryption":[18,105],"(HE).":[19],"security":[21],"of":[22,174,183,196,208,212,287,291,312,339],"existing":[23,348],"classical":[24],"crypto":[25],"algorithms":[26,62],"is":[27,82,219,227,330],"reduced":[28],"quantum":[30,41],"computers.":[31],"adversaries":[33],"can":[34,46,301,319],"store":[35],"all":[36,180],"encrypted":[37,50,79],"data":[38],"once":[40],"computers":[42],"become":[43],"available,":[44],"they":[45],"potentially":[47],"expose":[48],"this":[49,67,185],"data.":[51],"Researchers":[52],"cryptographers":[54],"are":[55,345],"actively":[56],"developing":[57],"exploring":[59],"quantum-resistant":[60],"cryptographic":[61],"like":[63],"RLWE":[64,155,162,218,272,318,329,342],"to":[65,121,139,179,192,278],"address":[66],"emerging":[68],"threat.":[69],"On":[70],"the":[71,74,193,201,209,213,216,234,238,243,280,305,331,334,340],"other":[72],"hand,":[73],"HE":[75],"allows":[76],"operations":[77],"on":[78,200],"data,":[80],"which":[81],"appropriate":[83],"for":[84,152,283],"getting":[85],"services":[86],"from":[87],"third":[88],"parties":[89],"without":[90],"revealing":[91],"confidential":[92],"plain-texts.":[93],"Field":[94],"Programmable":[95],"Gate":[96],"Array":[97],"(FPGA)":[98],"based":[99,131,141,154],"Post-Quantum":[100],"(HE)":[106],"hardware":[107,132,163,343],"accelerators,":[108],"such":[109],"as":[110],"(RLWE),":[115],"offer":[116],"much":[118],"cost-effective":[119],"alternative":[120],"processor-based":[122],"platforms":[123],"Application-Specific":[125],"Integrated":[126],"Circuits":[127],"(ASIC).":[128],"However,":[129],"FPGA":[130,153,231,240,293],"accelerators":[133],"still":[134],"consume":[135],"more":[136],"power":[137,324],"compared":[138],"ASIC":[140],"design.":[142],"Near":[143],"Threshold":[144],"Computation":[145],"(NTC)":[146],"may":[147],"be":[148,302],"convenient":[150],"solution":[151],"implementation.":[156],"This":[157,314],"paper":[158,186],"implements":[159],"low-power":[161,328],"accelerator":[164,344],"an":[166,230],"FPGA,":[167],"operating":[168],"at":[169],"near-threshold":[170,189],"biasing":[171,177,190,245,268,281],"voltage.":[172],"Instead":[173],"applying":[175],"uniform":[176],"voltage":[178,275,315],"14":[181,210],"subcomponents":[182,195,211,235],"RLWE,":[184,215],"applies":[187],"different":[188,194,222],"voltages":[191],"proposed":[197,214,271],"RLWE.":[198,313],"Based":[199],"longest":[202],"design":[203],"path":[204,207,290],"or":[205],"critical":[206,252,264,289],"entire":[217],"partitioned":[220,317],"into":[221],"clusters":[223,248,260],"where":[224],"each":[225,310],"cluster":[226],"implemented":[228,341],"partition.":[232,294],"All":[233],"placed":[236],"same":[239,244],"partition":[241],"use":[242,254,266],"voltageVccint.":[246,269],"that":[249,261],"have":[250,262],"higher":[251],"paths":[253,265],"higherVccintto":[255],"avoid":[256],"timing":[257,296],"failure.":[258],"lower":[263,267],"uses":[273],"calibration":[276],"calculate":[279],"voltageVccintrequired":[282],"certain":[285],"amount":[286],"average":[288],"Any":[295],"error":[297],"caused":[298],"by":[299,304],"NTC":[300],"detected":[303],"Razor":[306],"flip-flop":[307],"used":[308],"subcomponent":[311],"scaled,":[316],"save":[320],"~6%":[321],"~11%":[323],"inVivadoandVTRplatforms,":[325],"respectively.":[326],"Although":[327],"primary":[332],"focus,":[333],"resource":[335],"usage":[336],"throughput":[338],"competitive":[346],"with":[347],"literature.":[349]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}