{"id":"https://openalex.org/W4393405271","doi":"https://doi.org/10.1109/access.2024.3382710","title":"Electronic Computer-Aided Design for Low-Level Modeling of Networks-on-Chip","display_name":"Electronic Computer-Aided Design for Low-Level Modeling of Networks-on-Chip","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4393405271","doi":"https://doi.org/10.1109/access.2024.3382710"},"language":"en","primary_location":{"id":"doi:10.1109/access.2024.3382710","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3382710","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10483007.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10483007.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102970950","display_name":"E.V. Lezhnev","orcid":"https://orcid.org/0000-0001-9990-6467"},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Evgeny V. Lezhnev","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007982787","display_name":"V. V. Zunin","orcid":"https://orcid.org/0000-0002-9117-4879"},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Vladimir V. Zunin","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031066365","display_name":"Aleksandr A. Amerikanov","orcid":"https://orcid.org/0000-0002-5970-2125"},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Aleksandr A. Amerikanov","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060261504","display_name":"A. Yu. Romanov","orcid":"https://orcid.org/0000-0002-9410-9431"},"institutions":[{"id":"https://openalex.org/I118501908","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516","country_code":"RU","type":"education","lineage":["https://openalex.org/I118501908"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Aleksandr Y. Romanov","raw_affiliation_strings":["HSE University, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"HSE University, Moscow, Russia","institution_ids":["https://openalex.org/I118501908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102970950"],"corresponding_institution_ids":["https://openalex.org/I118501908"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":1.8263,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.85164155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"12","issue":null,"first_page":"48750","last_page":"48763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.975600004196167,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9538000226020813,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7961114048957825},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6298773288726807},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5657570958137512},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5512842535972595},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5327335000038147},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4740088880062103},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45768702030181885},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4510865807533264},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4349096119403839},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1958082616329193},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.151522696018219},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11178609728813171}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7961114048957825},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6298773288726807},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5657570958137512},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5512842535972595},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5327335000038147},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4740088880062103},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45768702030181885},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4510865807533264},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4349096119403839},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1958082616329193},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.151522696018219},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11178609728813171},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2024.3382710","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3382710","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10483007.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:c2fcd94a537d4a31a98a3e9e501ae40b","is_oa":true,"landing_page_url":"https://doaj.org/article/c2fcd94a537d4a31a98a3e9e501ae40b","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 12, Pp 48750-48763 (2024)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2024.3382710","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3382710","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10483007.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324261","display_name":"National Research University Higher School of Economics","ror":"https://ror.org/055f7t516"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4393405271.pdf","grobid_xml":"https://content.openalex.org/works/W4393405271.grobid-xml"},"referenced_works_count":49,"referenced_works":["https://openalex.org/W566385658","https://openalex.org/W1501077214","https://openalex.org/W1659176764","https://openalex.org/W2003594374","https://openalex.org/W2006800740","https://openalex.org/W2066162922","https://openalex.org/W2082752446","https://openalex.org/W2110434513","https://openalex.org/W2118231264","https://openalex.org/W2122510369","https://openalex.org/W2123621339","https://openalex.org/W2133934526","https://openalex.org/W2167916917","https://openalex.org/W2473481543","https://openalex.org/W2532094356","https://openalex.org/W2771202541","https://openalex.org/W2771713864","https://openalex.org/W2802530065","https://openalex.org/W2808163997","https://openalex.org/W2884971191","https://openalex.org/W2900749483","https://openalex.org/W2924876152","https://openalex.org/W2998721803","https://openalex.org/W2999851101","https://openalex.org/W3016750552","https://openalex.org/W3019567366","https://openalex.org/W3084659170","https://openalex.org/W3086313945","https://openalex.org/W3088526462","https://openalex.org/W3109075713","https://openalex.org/W3113225460","https://openalex.org/W3153161784","https://openalex.org/W3154245359","https://openalex.org/W3175574950","https://openalex.org/W3185877226","https://openalex.org/W3212618266","https://openalex.org/W3215966004","https://openalex.org/W3217379995","https://openalex.org/W4226460603","https://openalex.org/W4234308027","https://openalex.org/W4280644180","https://openalex.org/W4293479453","https://openalex.org/W4300809515","https://openalex.org/W4312478157","https://openalex.org/W4312708492","https://openalex.org/W4313137181","https://openalex.org/W4327808909","https://openalex.org/W6635042808","https://openalex.org/W6992911028"],"related_works":["https://openalex.org/W1761969858","https://openalex.org/W2371211312","https://openalex.org/W3214257365","https://openalex.org/W2406177692","https://openalex.org/W4252660273","https://openalex.org/W1976154696","https://openalex.org/W1977304091","https://openalex.org/W4247948903","https://openalex.org/W2108092114","https://openalex.org/W2998637246"],"abstract_inverted_index":{"This":[0],"article":[1],"proposes":[2],"a":[3,77,91],"Network-on-Chip":[4],"(NoC)":[5],"communication":[6,78,94,111,117],"subsystem":[7,95,118],"model":[8,45,62,71,88,151],"on":[9],"the":[10,14,21,33,43,47,63,101,110,116,127,132,136,142,145,150,160,170],"basis":[11],"of":[12,23,35,42,100,115,141,144,158,172],"which":[13,126],"Electronic":[15],"Computer-Aided":[16],"Design":[17],"(ECAD)":[18],"architecture":[19],"in":[20,46,55],"form":[22],"software":[24],"is":[25,51,59,68,178],"implemented.":[26],"It":[27,50],"makes":[28],"it":[29,58,67],"possible":[30],"to":[31,61,70,96,125,147,168],"automate":[32],"process":[34],"preparing":[36],"and":[37,82,105,163],"generating":[38],"an":[39,98],"HDL":[40],"description":[41],"NoC":[44,93,176],"Verilog":[48],"language.":[49],"shown":[52],"that":[53],"not":[54],"all":[56],"cases":[57],"required":[60,107],"entire":[64],"NoC.":[65],"Often,":[66],"necessary":[69,133],"its":[72],"certain":[73],"parts,":[74],"such":[75],"as":[76,121],"subsystem,":[79],"routing":[80,173],"algorithm,":[81],"traffic":[83],"control":[84],"system.":[85],"The":[86,156],"developed":[87,161],"allows":[89],"modeling":[90,165],"parameterized":[92],"obtain":[97],"estimate":[99],"consumed":[102],"logical":[103],"blocks":[104],"registers":[106],"for":[108,130,135,175],"prototyping":[109],"subsystem.":[112],"All":[113],"components":[114,134],"are":[119,138],"implemented":[120],"separate":[122],"modules":[123],"due":[124],"hardware":[128],"costs":[129],"adding":[131],"study":[137,169],"reduced":[139],"because":[140],"absence":[143],"need":[146],"completely":[148],"rework":[149],"program":[152],"code":[153],"every":[154],"time.":[155],"effectiveness":[157],"using":[159],"ECAD":[162],"low-level":[164],"automation":[166],"methods":[167],"work":[171],"algorithms":[174],"topologies":[177],"demonstrated.":[179]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}