{"id":"https://openalex.org/W4390692280","doi":"https://doi.org/10.1109/access.2024.3352266","title":"Design Space Exploration for Edge Machine Learning Featured by MathWorks FPGA DL Processor: A Survey","display_name":"Design Space Exploration for Edge Machine Learning Featured by MathWorks FPGA DL Processor: A Survey","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4390692280","doi":"https://doi.org/10.1109/access.2024.3352266"},"language":"en","primary_location":{"id":"doi:10.1109/access.2024.3352266","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3352266","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10387430.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10387430.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027726936","display_name":"S. Bertazzoni","orcid":"https://orcid.org/0000-0002-8082-2973"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Bertazzoni","raw_affiliation_strings":["Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8082-2973","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055130345","display_name":"Lorenzo Canese","orcid":"https://orcid.org/0000-0002-7859-5150"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Lorenzo Canese","raw_affiliation_strings":["Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gian Carlo Cardarilli","raw_affiliation_strings":["Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-7444-876X","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063300969","display_name":"Luca Di Nunzio","orcid":"https://orcid.org/0000-0002-4312-7939"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Di Nunzio","raw_affiliation_strings":["Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-4312-7939","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048482308","display_name":"Rocco Fazzolari","orcid":"https://orcid.org/0000-0002-7383-2663"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Rocco Fazzolari","raw_affiliation_strings":["Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-7383-2663","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Re","raw_affiliation_strings":["Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9046-1318","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044774713","display_name":"Sergio Span\u00f2","orcid":"https://orcid.org/0000-0002-8230-7211"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Span\u00f2","raw_affiliation_strings":["Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8230-7211","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tor Vergata University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":3.6,"has_fulltext":true,"cited_by_count":29,"citation_normalized_percentile":{"value":0.93783454,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"12","issue":null,"first_page":"9418","last_page":"9439"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8580747842788696},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7785966992378235},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.6947379112243652},{"id":"https://openalex.org/keywords/toolbox","display_name":"Toolbox","score":0.590592622756958},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5725199580192566},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5376587510108948},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5039517283439636},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.47103482484817505},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.4703811705112457},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.459171324968338},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.4506618082523346},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4251604676246643},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4245818257331848},{"id":"https://openalex.org/keywords/nasa-deep-space-network","display_name":"NASA Deep Space Network","score":0.4131552577018738},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4119071960449219},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1453104317188263},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1040172278881073}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8580747842788696},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7785966992378235},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.6947379112243652},{"id":"https://openalex.org/C2777655017","wikidata":"https://www.wikidata.org/wiki/Q1501161","display_name":"Toolbox","level":2,"score":0.590592622756958},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5725199580192566},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5376587510108948},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5039517283439636},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.47103482484817505},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.4703811705112457},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.459171324968338},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.4506618082523346},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4251604676246643},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4245818257331848},{"id":"https://openalex.org/C187107819","wikidata":"https://www.wikidata.org/wiki/Q835696","display_name":"NASA Deep Space Network","level":3,"score":0.4131552577018738},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4119071960449219},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1453104317188263},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1040172278881073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C29829512","wikidata":"https://www.wikidata.org/wiki/Q40218","display_name":"Spacecraft","level":2,"score":0.0},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2024.3352266","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3352266","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10387430.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:art.torvergata.it:2108/364003","is_oa":true,"landing_page_url":"https://hdl.handle.net/2108/364003","pdf_url":"https://art.torvergata.it/bitstream/2108/364003/2/Design_Space_Exploration_for_Edge_Machine_Learning_Featured_by_MathWorks_FPGA_DL_Processor_A_Survey.pdf","source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:doaj.org/article:154825a88684484eaaaf5bb2425c3f6a","is_oa":true,"landing_page_url":"https://doaj.org/article/154825a88684484eaaaf5bb2425c3f6a","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 12, Pp 9418-9439 (2024)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2024.3352266","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2024.3352266","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10387430.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[{"id":"https://openalex.org/G1260564957","display_name":null,"funder_award_id":"\u2013 CUP B83C22002820006","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5019181742","display_name":null,"funder_award_id":"ECS 0000024","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G6025850787","display_name":null,"funder_award_id":"B83C22002820006","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8363454223","display_name":null,"funder_award_id":"0000024","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320307757","display_name":"Advanced Micro Devices","ror":"https://ror.org/04kd6c783"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320331528","display_name":"Ministero dell'Universit\u00e0 e della Ricerca","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4390692280.pdf","grobid_xml":"https://content.openalex.org/works/W4390692280.grobid-xml"},"referenced_works_count":21,"referenced_works":["https://openalex.org/W2108598243","https://openalex.org/W2524428287","https://openalex.org/W2942820769","https://openalex.org/W2964098968","https://openalex.org/W3003334148","https://openalex.org/W3034606981","https://openalex.org/W3038030561","https://openalex.org/W3133116121","https://openalex.org/W3195471267","https://openalex.org/W3213892627","https://openalex.org/W4205290991","https://openalex.org/W4211201689","https://openalex.org/W4280489451","https://openalex.org/W4285028573","https://openalex.org/W4294536831","https://openalex.org/W4295935044","https://openalex.org/W4311839580","https://openalex.org/W4312938435","https://openalex.org/W4380359050","https://openalex.org/W4385841113","https://openalex.org/W6727208969"],"related_works":["https://openalex.org/W3046471834","https://openalex.org/W3133116121","https://openalex.org/W2625058759","https://openalex.org/W3193212547","https://openalex.org/W3032310658","https://openalex.org/W3157864596","https://openalex.org/W2971009090","https://openalex.org/W3107869225","https://openalex.org/W2295680811","https://openalex.org/W4295935044"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,41,72],"Design":[4],"Space":[5],"Exploration":[6],"for":[7,34,44,77,88,141,160],"Edge":[8],"machine":[9,36],"learning":[10,37,80],"through":[11],"the":[12,15,25,31,54,57,63,101,108,114,119,149,157,166,173,181],"utilization":[13,112],"of":[14,56,103,113],"novel":[16],"MathWorks":[17],"FPGA":[18],"Deep":[19,27,68,175],"Learning":[20,28,69,176],"Processor":[21],"IP,":[22],"featured":[23],"in":[24,59,99],"HDL":[26,67,174],"toolbox.":[29],"With":[30],"ever-increasing":[32],"demand":[33],"real-time":[35],"applications,":[38],"there":[39],"is":[40,146],"critical":[42],"need":[43],"efficient":[45],"and":[46,74,110,126],"low-latency":[47],"hardware":[48,127],"solutions":[49],"that":[50],"can":[51],"operate":[52],"at":[53],"edge":[55],"network,":[58],"close":[60],"proximity":[61],"to":[62,132,178],"data":[64],"source.":[65],"The":[66],"toolbox":[70,177],"provides":[71],"flexible":[73],"customizable":[75],"platform":[76],"deploying":[78],"deep":[79],"models":[81],"on":[82,107,148],"FPGAs,":[83],"enabling":[84],"effective":[85],"inference":[86],"acceleration":[87],"embedded":[89],"IoT":[90],"applications.":[91],"In":[92],"this":[93],"study,":[94],"our":[95,161],"primary":[96],"focus":[97],"lies":[98],"investigating":[100],"impact":[102],"parallel":[104],"processing":[105],"elements":[106],"performance":[109],"resource":[111,128],"FPGA-based":[115,142],"processor.":[116],"By":[117],"analyzing":[118],"trade-offs":[120],"between":[121],"accuracy,":[122],"speed,":[123],"energy":[124],"efficiency,":[125],"utilization,":[129],"we":[130],"aim":[131],"gain":[133],"valuable":[134],"insights":[135],"into":[136],"making":[137],"optimal":[138],"design":[139],"choices":[140],"implementations.":[143],"Our":[144],"evaluation":[145],"conducted":[147],"AMD-Xilinx":[150],"ZC706":[151],"development":[152],"board,":[153],"which":[154],"serves":[155],"as":[156],"target":[158],"device":[159],"experiments.":[162],"We":[163],"consider":[164],"all":[165],"compatible":[167],"Convolutional":[168],"Neural":[169],"Networks":[170],"available":[171],"within":[172],"comprehensively":[179],"assess":[180],"performances.":[182]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":18}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2024-01-13T00:00:00"}