{"id":"https://openalex.org/W4387717629","doi":"https://doi.org/10.1109/access.2023.3325313","title":"Programmable All-in-One 4\u00d78-/2\u00d716-/1\u00d732-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow","display_name":"Programmable All-in-One 4\u00d78-/2\u00d716-/1\u00d732-Bits Dual Mode Logic Multiplier in 16 nm FinFET With Semi-Automatic Flow","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4387717629","doi":"https://doi.org/10.1109/access.2023.3325313"},"language":"en","primary_location":{"id":"doi:10.1109/access.2023.3325313","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3325313","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10286837.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10286837.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043898382","display_name":"Netanel Shavit","orcid":"https://orcid.org/0000-0003-2011-6329"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Netanel Shavit","raw_affiliation_strings":["EnICs Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0003-2011-6329","affiliations":[{"raw_affiliation_string":"EnICs Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088097531","display_name":"Inbal Stanger","orcid":"https://orcid.org/0000-0002-9038-1278"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Inbal Stanger","raw_affiliation_strings":["EnICs Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-9038-1278","affiliations":[{"raw_affiliation_string":"EnICs Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004107991","display_name":"Ramiro Taco","orcid":"https://orcid.org/0000-0003-3046-2364"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ramiro Taco","raw_affiliation_strings":["Department of Computer Engineering, Modeling, Electronics and Systems, University of Calabria (UNICAL), Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0003-3046-2364","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Modeling, Electronics and Systems, University of Calabria (UNICAL), Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["EnICs Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-4994-1536","affiliations":[{"raw_affiliation_string":"EnICs Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032341525","display_name":"Itamar Levi","orcid":"https://orcid.org/0000-0002-5591-5799"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Itamar Levi","raw_affiliation_strings":["EnICs Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-5591-5799","affiliations":[{"raw_affiliation_string":"EnICs Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.2323,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52147111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"11","issue":null,"first_page":"116206","last_page":"116218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6327077746391296},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5189670920372009},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48510921001434326},{"id":"https://openalex.org/keywords/dual-mode","display_name":"Dual mode","score":0.484870046377182},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47269749641418457},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.42273107171058655},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4187312722206116},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3744962215423584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3373945653438568},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2195676863193512},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18552657961845398},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1523241102695465},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11285030841827393}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6327077746391296},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5189670920372009},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48510921001434326},{"id":"https://openalex.org/C3019325349","wikidata":"https://www.wikidata.org/wiki/Q3874753","display_name":"Dual mode","level":2,"score":0.484870046377182},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47269749641418457},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42273107171058655},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4187312722206116},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3744962215423584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3373945653438568},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2195676863193512},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18552657961845398},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1523241102695465},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11285030841827393},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2023.3325313","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3325313","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10286837.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:4aed7f682b5b46a4a39f3bb179cfb16f","is_oa":true,"landing_page_url":"https://doaj.org/article/4aed7f682b5b46a4a39f3bb179cfb16f","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 11, Pp 116206-116218 (2023)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2023.3325313","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3325313","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10286837.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4412870264","display_name":null,"funder_award_id":"2511/20","funder_id":"https://openalex.org/F4320322252","funder_display_name":"Israel Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320322252","display_name":"Israel Science Foundation","ror":"https://ror.org/04sazxf24"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4387717629.pdf","grobid_xml":"https://content.openalex.org/works/W4387717629.grobid-xml"},"referenced_works_count":34,"referenced_works":["https://openalex.org/W1983849809","https://openalex.org/W1999560041","https://openalex.org/W2009441606","https://openalex.org/W2025016822","https://openalex.org/W2037299409","https://openalex.org/W2046989068","https://openalex.org/W2092254501","https://openalex.org/W2094129535","https://openalex.org/W2104859885","https://openalex.org/W2162882725","https://openalex.org/W2167065655","https://openalex.org/W2243815476","https://openalex.org/W2795915628","https://openalex.org/W2808739938","https://openalex.org/W2888525732","https://openalex.org/W2904282359","https://openalex.org/W2904320587","https://openalex.org/W2907003566","https://openalex.org/W2911321934","https://openalex.org/W2916239311","https://openalex.org/W2999145501","https://openalex.org/W3020526900","https://openalex.org/W3027179979","https://openalex.org/W3044990673","https://openalex.org/W3047769413","https://openalex.org/W3132745255","https://openalex.org/W3134012069","https://openalex.org/W3198683844","https://openalex.org/W3217237164","https://openalex.org/W4248779805","https://openalex.org/W4328008028","https://openalex.org/W4366151252","https://openalex.org/W4383501654","https://openalex.org/W4386307024"],"related_works":["https://openalex.org/W2392631856","https://openalex.org/W2355651228","https://openalex.org/W2330491326","https://openalex.org/W2768219827","https://openalex.org/W1992581387","https://openalex.org/W4406575379","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002"],"abstract_inverted_index":{"In":[0,139,171],"this":[1],"paper,":[2],"an":[3,147,179,215],"improved":[4],"multiplier":[5,41,74,193,203],"architecture,":[6],"utilizing":[7],"dual":[8],"mode":[9,105,114,121,197,207],"logic":[10,27],"(DML)":[11],"targeting":[12],"single-instruction-multiple-data":[13],"(SIMD)-like":[14],"systems":[15],"is":[16,43,61,242],"proposed.":[17],"The":[18,58,72,229],"design":[19,42,128],"introduces":[20],"improvements":[21],"at":[22],"both":[23],"the":[24,37,40,51,54,62,119,124,127,140,143,154,158,163,168,172,175,191,201,211,235,239],"architecture":[25,38,91,241],"and":[26,85,106,136,160,200,222],"gate":[28],"levels,":[29],"by":[30],"capitalizing":[31],"on":[32,50,123],"their":[33],"synergistic":[34],"combination.":[35],"At":[36],"level,":[39],"adapted":[44],"to":[45,167,224],"accommodate":[46],"diverse":[47],"computations":[48],"based":[49,122],"level":[52],"of":[53,64,100,151,183,220,238],"input":[55],"data":[56],"parallelism.":[57],"main":[59],"novelty":[60],"incorporation":[63],"three":[65,76],"different":[66],"acceleration":[67,199],"or":[68],"bypass":[69],"mechanisms":[70],"jointly.":[71],"configurable":[73],"has":[75],"variable":[77],"precision":[78],"configuration":[79],"options:":[80],"a":[81,102,107],"32x32-bit,":[82],"two":[83,98],"16x16-bit,":[84],"four":[86],"8x8-bit":[87],"multipliers.":[88],"This":[89],"bypassing":[90],"seamlessly":[92],"integrates":[93],"DML":[94,120,144,176,212],"logic,":[95],"which":[96],"supports":[97],"modes":[99],"operation:":[101],"high-performance":[103],"dynamic":[104,141,196],"low-energy":[108],"consumption":[109],"static":[110,173,206],"mode,":[111,142,174,189],"with":[112],"smooth":[113],"switching":[115],"capabilities.":[116],"By":[117],"optimizing":[118],"multiplier\u2019s":[125],"bit-width,":[126],"enhances":[129],"active":[130],"computational":[131],"block":[132],"utilization,":[133],"overall":[134,217],"performance,":[135],"energy":[137,181,209,227],"efficiency.":[138],"implementation":[145,177,213,237],"achieves":[146],"average":[148,180,216],"performance":[149,218],"improvement":[150],"15%":[152,221],"for":[153,157,162,198,208,234],"32-bit,":[155],"8%":[156],"16-bit,":[159],"7%":[161],"8-bit":[164,202],"multipliers":[165],"compared":[166],"CMOS":[169],"implementation.":[170],"demonstrates":[178],"reduction":[182],"28%.":[184],"When":[185],"running":[186],"in":[187,195,205],"combined":[188],"where":[190],"32-bit":[192],"operates":[194,204],"savings,":[210],"exhibits":[214],"gain":[219],"up":[223],"18%":[225],"lower":[226],"consumption.":[228],"non-trivial":[230],"semi-automation":[231],"flow":[232],"utilized":[233],"complex":[236],"proposed":[240],"also":[243],"presented.":[244]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}