{"id":"https://openalex.org/W4385453170","doi":"https://doi.org/10.1109/access.2023.3300893","title":"BL-PIM: Varying the Burst Length to Realize the All-Bank Performance and Minimize the Multi-Workload Interference for in-DRAM PIM","display_name":"BL-PIM: Varying the Burst Length to Realize the All-Bank Performance and Minimize the Multi-Workload Interference for in-DRAM PIM","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4385453170","doi":"https://doi.org/10.1109/access.2023.3300893"},"language":"en","primary_location":{"id":"doi:10.1109/access.2023.3300893","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3300893","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10198428.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10198428.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100772338","display_name":"Chang Hyun Kim","orcid":"https://orcid.org/0000-0001-6224-7074"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chang Hyun Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6224-7074","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100602695","display_name":"Won Jun Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Won Jun Lee","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6161-0871","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078505862","display_name":"Yoonah Paik","orcid":"https://orcid.org/0000-0002-8294-1079"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoonah Paik","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-8294-1079","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009921737","display_name":"Seok Young Kim","orcid":"https://orcid.org/0000-0002-6259-9413"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seok Young Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6259-9413","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005365762","display_name":"Seon Wook Kim","orcid":"https://orcid.org/0000-0001-6555-1741"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seon Wook Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6555-1741","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.8921,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72165301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"11","issue":null,"first_page":"81143","last_page":"81156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7978808879852295},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7323735356330872},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5951170921325684},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5489540100097656},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5458711385726929},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5112993717193604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4815521538257599},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41409456729888916},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3409755825996399},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2869081497192383},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.19942763447761536},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18336325883865356}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7978808879852295},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7323735356330872},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5951170921325684},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5489540100097656},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5458711385726929},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5112993717193604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4815521538257599},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41409456729888916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3409755825996399},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2869081497192383},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.19942763447761536},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18336325883865356}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2023.3300893","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3300893","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10198428.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:b6cf0eefeafa4bb082edffd506c348cf","is_oa":true,"landing_page_url":"https://doaj.org/article/b6cf0eefeafa4bb082edffd506c348cf","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 11, Pp 81143-81156 (2023)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2023.3300893","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3300893","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10198428.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/17","display_name":"Partnerships for the goals"}],"awards":[{"id":"https://openalex.org/G4700831490","display_name":null,"funder_award_id":"2022-","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"},{"id":"https://openalex.org/G7328479614","display_name":null,"funder_award_id":"2022-0-00441","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"}],"funders":[{"id":"https://openalex.org/F4320317879","display_name":"SK Hynix","ror":null},{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4385453170.pdf","grobid_xml":"https://content.openalex.org/works/W4385453170.grobid-xml"},"referenced_works_count":36,"referenced_works":["https://openalex.org/W1980098669","https://openalex.org/W2031647443","https://openalex.org/W2064675550","https://openalex.org/W2071208935","https://openalex.org/W2097117768","https://openalex.org/W2112796928","https://openalex.org/W2131774270","https://openalex.org/W2143518884","https://openalex.org/W2143612262","https://openalex.org/W2161264993","https://openalex.org/W2194775991","https://openalex.org/W2761132374","https://openalex.org/W2896457183","https://openalex.org/W2903523299","https://openalex.org/W2963163009","https://openalex.org/W2965373594","https://openalex.org/W2982008795","https://openalex.org/W3014934202","https://openalex.org/W3015603377","https://openalex.org/W3042829099","https://openalex.org/W3100710793","https://openalex.org/W3138708228","https://openalex.org/W3189166979","https://openalex.org/W4226212055","https://openalex.org/W4248895726","https://openalex.org/W4288089799","https://openalex.org/W4292779060","https://openalex.org/W4293812235","https://openalex.org/W4297097348","https://openalex.org/W4385245566","https://openalex.org/W6739901393","https://openalex.org/W6755207826","https://openalex.org/W6766673545","https://openalex.org/W6769627184","https://openalex.org/W6778883912","https://openalex.org/W6947656405"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2185658074","https://openalex.org/W4285245242","https://openalex.org/W4243618206","https://openalex.org/W2019238062","https://openalex.org/W2138825797","https://openalex.org/W3049130895","https://openalex.org/W1725472669","https://openalex.org/W1707075782","https://openalex.org/W2951921863"],"abstract_inverted_index":{"As":[0],"the":[1,27,35,45,51,55,64,74,93,109,118,129,136,153,162,169,178,184,197,204,221,231,238,245,252,254,260,269,273,287,290,295],"demand":[2],"for":[3,49],"transformer":[4,211,239],"applications":[5,72,147],"increases":[6],"rapidly,":[7],"technologies":[8],"to":[9,25,43,91,103,127,134,225],"solve":[10],"memory":[11,83,98,140,165,189],"bottlenecks":[12],"are":[13],"attracting":[14],"attention.":[15],"One":[16],"of":[17,97,164,289],"them":[18],"is":[19,61,294],"an":[20],"in-DRAM":[21],"Processing-In-Memory":[22],"(PIM)":[23],"architecture":[24,90,199,279],"perform":[26,70],"computation":[28,110,156],"inside":[29,100],"DRAM.":[30],"Major":[31],"DRAM":[32,47,179],"makers":[33],"introduce":[34],"PIM":[36,75,78,146,150,155,193,263],"samples,":[37],"executing":[38],"all":[39],"banks\u2019":[40],"computations":[41],"simultaneously":[42],"maximize":[44,104],"internal":[46,105],"bandwidth":[48,106],"achieving":[50,114],"highest":[52],"performance.":[53,116],"However,":[54],"realization":[56],"as":[57,251],"a":[58,88,101,122,188,192],"commercial":[59],"product":[60],"problematic":[62],"since":[63],"all-bank":[65,115,262],"execution":[66,76,236,271,293],"does":[67],"not":[68,126],"concurrently":[69],"non-PIM":[71,144],"during":[73],"with":[77,149,172,206,268],"memory,":[79],"thus":[80,113,131,167],"separating":[81],"their":[82],"space.":[84],"This":[85],"paper":[86],"proposes":[87],"BL-PIM":[89,198,222,255],"increase":[92,128],"burst":[94,246],"length":[95,247],"(BL)":[96],"requests":[99],"bank":[102],"and":[107,142,145,182,191,202,213,216,227,234],"overlap":[108],"across":[111],"banks,":[112],"On":[117],"other":[119,173],"hand,":[120],"outside":[121],"bank,":[123],"it":[124],"seems":[125],"BL,":[130],"allowing":[132],"us":[133],"preserve":[135],"data":[137],"consistency":[138],"in":[139,237,297],"hierarchy":[141],"execute":[143],"together":[148],"memory.":[151],"Also,":[152,241],"memory-intensive":[154],"using":[157,209,272],"larger":[158],"BL":[159],"significantly":[160],"reduces":[161],"number":[163],"requests,":[166],"minimizing":[168],"performance":[170,205,223,282],"interference":[171],"applications.":[174],"We":[175,195,265],"carefully":[176],"extend":[177],"timing":[180],"diagram":[181],"develop":[183],"cooperation":[185],"mechanism":[186],"between":[187],"controller":[190],"device.":[194],"implemented":[196],"on":[200],"FPGA":[201],"compared":[203],"real":[207],"machines":[208],"four":[210],"models":[212],"eight":[214],"compute":[215],"memory-bound":[217],"SPEC":[218,274],"benchmarks.We":[219],"achieved":[220],"up":[224],"28.9x":[226],"12.0x":[228],"faster":[229,258],"than":[230,259],"CPU":[232],"single-thread":[233],"multi-threaded":[235],"models.":[240],"when":[242],"we":[243],"increased":[244],"by":[248],"16":[249],"times":[250],"maximum,":[253],"was":[256],"1.2x":[257],"ideal":[261],"execution.":[264],"also":[266],"experimented":[267],"multi-workload":[270,292],"benchmarks,":[275],"showing":[276],"that":[277],"our":[278,285],"can":[280],"minimize":[281],"interference.":[283],"To":[284],"knowledge,":[286],"study":[288],"PIM\u2019s":[291],"first":[296],"public.":[298]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}