{"id":"https://openalex.org/W4364321899","doi":"https://doi.org/10.1109/access.2023.3266150","title":"Custom Soft-Core RISC Processor Validation Based on Real-Time Event Handling Scheduler FPGA Implementation","display_name":"Custom Soft-Core RISC Processor Validation Based on Real-Time Event Handling Scheduler FPGA Implementation","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4364321899","doi":"https://doi.org/10.1109/access.2023.3266150"},"language":"en","primary_location":{"id":"doi:10.1109/access.2023.3266150","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3266150","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10098567.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10098567.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034263055","display_name":"Ionel Zagan","orcid":"https://orcid.org/0000-0003-1322-4516"},"institutions":[{"id":"https://openalex.org/I12012874","display_name":"\u015etefan cel Mare University of Suceava","ror":"https://ror.org/035pkj773","country_code":"RO","type":"education","lineage":["https://openalex.org/I12012874"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Ionel Zagan","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Suceava, Romania","Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control (MANSiD), Stefan cel Mare University, Suceava, Romania"],"raw_orcid":"https://orcid.org/0000-0003-1322-4516","affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Suceava, Romania","institution_ids":["https://openalex.org/I12012874"]},{"raw_affiliation_string":"Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control (MANSiD), Stefan cel Mare University, Suceava, Romania","institution_ids":["https://openalex.org/I12012874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007053778","display_name":"Vasile Gheorghi\u0163\u0103 G\u0103itan","orcid":"https://orcid.org/0000-0001-9899-5111"},"institutions":[{"id":"https://openalex.org/I12012874","display_name":"\u015etefan cel Mare University of Suceava","ror":"https://ror.org/035pkj773","country_code":"RO","type":"education","lineage":["https://openalex.org/I12012874"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Vasile Gheorghi\u0163\u00e3 G\u00e3itan","raw_affiliation_strings":["Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Suceava, Romania","Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control (MANSiD), Stefan cel Mare University, Suceava, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Suceava, Romania","institution_ids":["https://openalex.org/I12012874"]},{"raw_affiliation_string":"Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control (MANSiD), Stefan cel Mare University, Suceava, Romania","institution_ids":["https://openalex.org/I12012874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I12012874"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.8882,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70437457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"11","issue":null,"first_page":"36264","last_page":"36280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8418402671813965},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6813602447509766},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.643163800239563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6210414171218872},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5494527220726013},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.44901323318481445},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.41461944580078125},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35456445813179016},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33182117342948914},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30726343393325806},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25388920307159424}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8418402671813965},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6813602447509766},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.643163800239563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6210414171218872},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5494527220726013},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.44901323318481445},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.41461944580078125},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35456445813179016},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33182117342948914},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30726343393325806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25388920307159424},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2023.3266150","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3266150","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10098567.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:b7843087d8764709bc820b7fa058d2c2","is_oa":true,"landing_page_url":"https://doaj.org/article/b7843087d8764709bc820b7fa058d2c2","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 11, Pp 36264-36280 (2023)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2023.3266150","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2023.3266150","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/10098567.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G4759666167","display_name":null,"funder_award_id":"P_40_305","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"},{"id":"https://openalex.org/G6726499151","display_name":null,"funder_award_id":"5/AXA 1/1.2.3/G/13.06.2018","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"},{"id":"https://openalex.org/G7044505073","display_name":null,"funder_award_id":"671/09.04.2015","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"}],"funders":[{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4364321899.pdf","grobid_xml":"https://content.openalex.org/works/W4364321899.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W1976014094","https://openalex.org/W2034546977","https://openalex.org/W2117911748","https://openalex.org/W2135426721","https://openalex.org/W2156983394","https://openalex.org/W2170091282","https://openalex.org/W2291648581","https://openalex.org/W2539868067","https://openalex.org/W2793651583","https://openalex.org/W2886969264","https://openalex.org/W2970874837","https://openalex.org/W2971757468","https://openalex.org/W3044677928","https://openalex.org/W3045639473","https://openalex.org/W3119862078","https://openalex.org/W3126851256","https://openalex.org/W3145794024","https://openalex.org/W3153208734","https://openalex.org/W3173315600","https://openalex.org/W3183374399","https://openalex.org/W3186844376","https://openalex.org/W3198861702","https://openalex.org/W3212353174","https://openalex.org/W3215253865","https://openalex.org/W4200028128","https://openalex.org/W4200045407","https://openalex.org/W4283730646","https://openalex.org/W4283731542","https://openalex.org/W4288081317","https://openalex.org/W6637518700"],"related_works":["https://openalex.org/W2061783171","https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4364295250","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483"],"abstract_inverted_index":{"In":[0],"dynamic":[1,154],"real-time":[2],"systems":[3],"(RTS),":[4],"the":[5,17,21,38,52,66,110,138,153,169],"synchronous":[6],"communication":[7,29],"model":[8],"is":[9,30],"a":[10,26,31,130,147,177,189],"source":[11],"of":[12,19,40,54,68,129,146,161,179,185],"unpredictable":[13],"behaviors":[14],"caused":[15],"by":[16,175],"difficulty":[18],"estimating":[20],"maximum":[22],"lockdown":[23],"time":[24],"in":[25,34,37],"process.":[27],"Inter-task":[28],"critical":[32],"issue":[33],"RTS,":[35],"even":[36],"case":[39],"uniprocessor":[41],"architectures.":[42],"Using":[43],"an":[44,49,94],"FPGA-based":[45],"development":[46],"platform,":[47],"through":[48],"SoC":[50],"project,":[51],"implementation":[53,97,128,145],"HW_nMPRA_RTOS":[55,186],"(a":[56],"unified":[57],"acronym":[58],"for":[59,152],"multi":[60],"pipeline":[61],"register":[62],"architecture":[63,85],"(nMPRA)":[64],"wherenis":[65],"degree":[67],"datapath":[69],"resource":[70],"multiplication,":[71],"hardware":[72],"scheduler":[73,149],"engine":[74],"(nHSE)":[75],"fornthreads":[76],"and":[77,89,106,115,132,150,173],"RTOS":[78],"application":[79],"programming":[80],"interface":[81],"(API)),":[82],"dedicated":[83],"processor":[84],"was":[86],"developed,":[87],"simulated":[88],"validated.":[90],"This":[91],"paper":[92],"propose":[93],"innovative":[95],"soft-core":[96],"to":[98,141,159,163],"reduce":[99],"interrupt":[100,134,139],"latencies,":[101],"while":[102],"maintaining":[103],"strong":[104],"spatial":[105],"temporal":[107],"isolation.":[108],"Among":[109],"results":[111],"which":[112,136],"contain":[113],"relevance":[114],"novelty,":[116],"we":[117],"can":[118],"mention:":[119],"rapid":[120],"tasks":[121,155],"context":[122],"switching":[123],"(1":[124],"clock":[125,165],"cycle);":[126],"The":[127,144],"distributed":[131],"versatile":[133],"system":[135],"allows":[137],"attachment":[140],"any":[142],"task;":[143],"static":[148],"support":[151],"scheduling;":[156],"Rapid":[157],"response":[158],"events":[160],"up":[162],"2":[164],"cycles.":[166],"We":[167],"demonstrate":[168],"architecture\u2019s":[170],"predictability,":[171],"scalability,":[172],"performance":[174],"running":[176],"set":[178],"benchmark":[180],"applications":[181],"on":[182,188],"several":[183],"configurations":[184],"synthesized":[187],"Xilinx":[190],"7":[191],"Series":[192],"FPGA.":[193]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2025-10-10T00:00:00"}