{"id":"https://openalex.org/W4312927886","doi":"https://doi.org/10.1109/access.2022.3219868","title":"Array-Specific Dataflow Caches for High-Level Synthesis of Memory-Intensive Algorithms on FPGAs","display_name":"Array-Specific Dataflow Caches for High-Level Synthesis of Memory-Intensive Algorithms on FPGAs","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4312927886","doi":"https://doi.org/10.1109/access.2022.3219868"},"language":"en","primary_location":{"id":"doi:10.1109/access.2022.3219868","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3219868","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09940270.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09940270.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001894048","display_name":"Giovanni Brignone","orcid":"https://orcid.org/0000-0002-1656-8376"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giovanni Brignone","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065840983","display_name":"M. Usman Jamal","orcid":"https://orcid.org/0000-0002-1962-3764"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Usman Jamal","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030646218","display_name":"Mihai T. Lazarescu","orcid":"https://orcid.org/0000-0003-0884-5158"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mihai T. Lazarescu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001894048"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.9085,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73659717,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"10","issue":null,"first_page":"118858","last_page":"118877"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8656655550003052},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7819764614105225},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5794187784194946},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5367554426193237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5305557250976562},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5173946619033813},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4306427836418152},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3324722945690155}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8656655550003052},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7819764614105225},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5794187784194946},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5367554426193237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5305557250976562},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5173946619033813},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4306427836418152},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3324722945690155}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2022.3219868","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3219868","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09940270.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:150707a356484737bc2e715d62778e70","is_oa":true,"landing_page_url":"https://doaj.org/article/150707a356484737bc2e715d62778e70","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 10, Pp 118858-118877 (2022)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2022.3219868","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3219868","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09940270.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4312927886.pdf","grobid_xml":"https://content.openalex.org/works/W4312927886.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1977813547","https://openalex.org/W2013594929","https://openalex.org/W2022128349","https://openalex.org/W2038509324","https://openalex.org/W2097537332","https://openalex.org/W2141280299","https://openalex.org/W2286366494","https://openalex.org/W2559561317","https://openalex.org/W2742200817","https://openalex.org/W2746309196","https://openalex.org/W2749485341","https://openalex.org/W2754674485","https://openalex.org/W2979482768","https://openalex.org/W3033144124","https://openalex.org/W3034855459","https://openalex.org/W3108085245","https://openalex.org/W3130309348","https://openalex.org/W6783312813"],"related_works":["https://openalex.org/W2999668243","https://openalex.org/W1998888015","https://openalex.org/W1967938402","https://openalex.org/W1591308946","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2132173263","https://openalex.org/W2167303720","https://openalex.org/W2549803267"],"abstract_inverted_index":{"Designs":[0],"implemented":[1],"on":[2,227,232],"field-programmable":[3],"gate":[4],"arrays":[5],"(FPGAs)":[6],"via":[7],"high-level":[8],"synthesis":[9],"(HLS)":[10],"suffer":[11],"from":[12,151],"off-chip":[13,26,123],"memory":[14,44,62,124,234,243,251],"latency":[15],"and":[16,29,37,94,126],"bandwidth":[17],"bottlenecks.":[18],"FPGAs":[19],"can":[20,79,97],"access":[21,252],"both":[22],"large":[23],"but":[24,31,140,201,254],"slow":[25],"memories":[27,34],"(DRAM),":[28],"fast":[30],"small":[32],"on-chip":[33],"(block":[35],"RAMs":[36],"registers).":[38],"HLS":[39,216],"tools":[40],"allow":[41],"exploiting":[42],"the":[43,60,116,134,142,161,175,215,223,240],"hierarchy":[45],"in":[46,64,108,208],"a":[47,51,71,83,100,109,164,218],"scratchpad-like":[48],"fashion,":[49],"requring":[50],"significant":[52],"manual":[53,145],"effort.":[54,185],"We":[55],"propose":[56],"an":[57,152],"automation":[58],"of":[59,144,163,166,198],"FPGA":[61,153],"management":[63],"Xilinx":[65],"<italic":[66],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Vitis":[68],"HLS</i>":[69],"through":[70],"fully-configurable":[72],"C++":[73],"source-level":[74],"cache.":[75,103],"Each":[76],"DRAM-mapped":[77],"array":[78],"be":[80,239],"associated":[81],"with":[82,89,113,193,247,255],"private":[84],"level":[85,101],"2":[86],"(L2)":[87],"cache":[88,106,158],"one":[90],"or":[91,249],"more":[92,220],"ports,":[93],"each":[95],"port":[96],"optionally":[98],"provide":[99],"1":[102],"The":[104],"L2":[105],"runs":[107],"separate":[110],"dataflow":[111,131],"task":[112],"respect":[114],"to":[115,170,174,191,203,213,225],"application":[117],"accessing":[118],"it.":[119],"This":[120],"solution":[121,177],"isolates":[122],"accesses":[125],"data":[127,257],"buffering":[128],"into":[129],"dedicated":[130],"tasks,":[132],"resembling":[133],"load,":[135],"compute,":[136],"store":[137],"design":[138,206],"paradigm,":[139],"without":[141],"drawback":[143],"algorithm":[146],"refactoring.":[147],"Experimental":[148],"results":[149,199],"collected":[150],"board":[154],"show":[155],"that":[156],"our":[157],"speeds":[159],"up":[160,169],"execution":[162],"variety":[165],"benchmarks":[167],"by":[168,179],"60":[171],"times":[172],"compared":[173],"out-of-the-box":[176],"provided":[178],"HLS,":[180],"requiring":[181],"very":[182],"limited":[183],"optimization":[184,244],"Our":[186],"caches":[187],"are":[188],"not":[189],"meant":[190],"compete":[192],"manually":[194],"optimized":[195],"implementations":[196],"quality":[197],"(QoR),":[200],"rather":[202,230],"significantly":[204],"save":[205],"effort,":[207],"exchange":[209],"for":[210,245],"some":[211],"QoR,":[212],"make":[214],"flow":[217],"bit":[219],"software-like,":[221],"allowing":[222],"designer":[224],"focus":[226],"algorithmic":[228],"optimizations,":[229],"than":[231],"explicit":[233],"management.":[235],"Moreover,":[236],"caching":[237],"could":[238],"only":[241],"feasible":[242],"algorithms":[246],"data-dependent":[248],"irregular":[250],"patterns,":[253],"good":[256],"locality.":[258]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}