{"id":"https://openalex.org/W4312927886","doi":"https://doi.org/10.1109/access.2022.3219868","title":"Array-Specific Dataflow Caches for High-Level Synthesis of Memory-Intensive Algorithms on FPGAs","display_name":"Array-Specific Dataflow Caches for High-Level Synthesis of Memory-Intensive Algorithms on FPGAs","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4312927886","doi":"https://doi.org/10.1109/access.2022.3219868"},"language":"en","primary_location":{"id":"doi:10.1109/access.2022.3219868","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3219868","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09940270.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09940270.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001894048","display_name":"Giovanni Brignone","orcid":"https://orcid.org/0000-0002-1656-8376"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Brignone","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1656-8376","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065840983","display_name":"M. Usman Jamal","orcid":"https://orcid.org/0000-0002-1962-3764"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Usman Jamal","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1962-3764","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030646218","display_name":"Mihai T. Lazarescu","orcid":"https://orcid.org/0000-0003-0884-5158"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mihai T. Lazarescu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0884-5158","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9762-6522","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.8111,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71813644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"10","issue":null,"first_page":"118858","last_page":"118877"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8656655550003052},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7819764614105225},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5794187784194946},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5367554426193237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5305557250976562},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5173946619033813},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4306427836418152},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3324722945690155}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8656655550003052},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7819764614105225},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5794187784194946},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5367554426193237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5305557250976562},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5173946619033813},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4306427836418152},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3324722945690155}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2022.3219868","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3219868","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09940270.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:150707a356484737bc2e715d62778e70","is_oa":true,"landing_page_url":"https://doaj.org/article/150707a356484737bc2e715d62778e70","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 10, Pp 118858-118877 (2022)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2022.3219868","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3219868","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09940270.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4312927886.pdf","grobid_xml":"https://content.openalex.org/works/W4312927886.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1977813547","https://openalex.org/W2013594929","https://openalex.org/W2022128349","https://openalex.org/W2038509324","https://openalex.org/W2097537332","https://openalex.org/W2141280299","https://openalex.org/W2286366494","https://openalex.org/W2559561317","https://openalex.org/W2742200817","https://openalex.org/W2746309196","https://openalex.org/W2749485341","https://openalex.org/W2754674485","https://openalex.org/W2979482768","https://openalex.org/W3033144124","https://openalex.org/W3034855459","https://openalex.org/W3108085245","https://openalex.org/W3130309348","https://openalex.org/W6783312813"],"related_works":["https://openalex.org/W2999668243","https://openalex.org/W1998888015","https://openalex.org/W1967938402","https://openalex.org/W1591308946","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2132173263","https://openalex.org/W2167303720","https://openalex.org/W2549803267"],"abstract_inverted_index":{"Designs":[0],"implemented":[1],"on":[2,223,228],"field-programmable":[3],"gate":[4],"arrays":[5],"(FPGAs)":[6],"via":[7],"high-level":[8],"synthesis":[9],"(HLS)":[10],"suffer":[11],"from":[12,147],"off-chip":[13,26,119],"memory":[14,44,62,120,230,239,247],"latency":[15],"and":[16,29,37,90,122],"bandwidth":[17],"bottlenecks.":[18],"FPGAs":[19],"can":[20,75,93],"access":[21,248],"both":[22],"large":[23],"but":[24,31,136,197,250],"slow":[25],"memories":[27,34],"(DRAM),":[28],"fast":[30],"small":[32],"on-chip":[33],"(block":[35],"RAMs":[36],"registers).":[38],"HLS":[39,212],"tools":[40],"allow":[41],"exploiting":[42],"the":[43,60,112,130,138,157,171,211,219,236],"hierarchy":[45],"in":[46,64,104,204],"a":[47,51,67,79,96,105,160,214],"scratchpad-like":[48],"fashion,":[49],"requring":[50],"significant":[52],"manual":[53,141],"effort.":[54,181],"We":[55],"propose":[56],"an":[57,148],"automation":[58],"of":[59,140,159,162,194],"FPGA":[61,149],"management":[63],"XilinxVitis":[65],"HLSthrough":[66],"fully-configurable":[68],"C++":[69],"source-level":[70],"cache.":[71,99],"Each":[72],"DRAM-mapped":[73],"array":[74],"be":[76,235],"associated":[77],"with":[78,85,109,189,243,251],"private":[80],"level":[81,97],"2":[82],"(L2)":[83],"cache":[84,102,154],"one":[86],"or":[87,245],"more":[88,216],"ports,":[89],"each":[91],"port":[92],"optionally":[94],"provide":[95],"1":[98],"The":[100],"L2":[101],"runs":[103],"separate":[106],"dataflow":[107,127],"task":[108],"respect":[110],"to":[111,166,170,187,199,209,221],"application":[113],"accessing":[114],"it.":[115],"This":[116],"solution":[117,173],"isolates":[118],"accesses":[121],"data":[123,253],"buffering":[124],"into":[125],"dedicated":[126],"tasks,":[128],"resembling":[129],"load,":[131],"compute,":[132],"store":[133],"design":[134,202],"paradigm,":[135],"without":[137],"drawback":[139],"algorithm":[142],"refactoring.":[143],"Experimental":[144],"results":[145,195],"collected":[146],"board":[150],"show":[151],"that":[152],"our":[153],"speeds":[155],"up":[156,165],"execution":[158],"variety":[161],"benchmarks":[163],"by":[164,175],"60":[167],"times":[168],"compared":[169],"out-of-the-box":[172],"provided":[174],"HLS,":[176],"requiring":[177],"very":[178],"limited":[179],"optimization":[180,240],"Our":[182],"caches":[183],"are":[184],"not":[185],"meant":[186],"compete":[188],"manually":[190],"optimized":[191],"implementations":[192],"quality":[193],"(QoR),":[196],"rather":[198,226],"significantly":[200],"save":[201],"effort,":[203],"exchange":[205],"for":[206,241],"some":[207],"QoR,":[208],"make":[210],"flow":[213],"bit":[215],"software-like,":[217],"allowing":[218],"designer":[220],"focus":[222],"algorithmic":[224],"optimizations,":[225],"than":[227],"explicit":[229],"management.":[231],"Moreover,":[232],"caching":[233],"could":[234],"only":[237],"feasible":[238],"algorithms":[242],"data-dependent":[244],"irregular":[246],"patterns,":[249],"good":[252],"locality.":[254]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}