{"id":"https://openalex.org/W4296079399","doi":"https://doi.org/10.1109/access.2022.3207151","title":"A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers","display_name":"A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4296079399","doi":"https://doi.org/10.1109/access.2022.3207151"},"language":"en","primary_location":{"id":"doi:10.1109/access.2022.3207151","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3207151","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09893810.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09893810.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043263679","display_name":"Gianluca Giustolisi","orcid":"https://orcid.org/0000-0002-2181-2169"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Giustolisi","raw_affiliation_strings":["DIEEI, Università degli Studi di Catania, Catania, Italy"],"raw_orcid":"https://orcid.org/0000-0002-2181-2169","affiliations":[{"raw_affiliation_string":"DIEEI, Università degli Studi di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109250870","display_name":"R. Mita","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Rosario Mita","raw_affiliation_strings":["DIEEI, Università degli Studi di Catania, Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEEI, Università degli Studi di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEEI, Università degli Studi di Catania, Catania, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8011-8660","affiliations":[{"raw_affiliation_string":"DIEEI, Università degli Studi di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["DIIET, Università degli Studi di Roma ‘‘La Sapienza,’’, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5650-8212","affiliations":[{"raw_affiliation_string":"DIIET, Università degli Studi di Roma ‘‘La Sapienza,’’, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.7935,"has_fulltext":true,"cited_by_count":12,"citation_normalized_percentile":{"value":0.6696748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"10","issue":null,"first_page":"99702","last_page":"99708"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7746553421020508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6910130977630615},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6827957630157471},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6341066360473633},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.627295732498169},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5733478665351868},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.524451494216919},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5198548436164856},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5062743425369263},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49594101309776306},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4817667007446289},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4697076678276062},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.46047747135162354},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4352129101753235},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4324570596218109},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.41208741068840027},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.32244640588760376},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3121717572212219},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26378366351127625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24207594990730286},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17011165618896484},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1523061990737915},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13541150093078613},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08395588397979736},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08000141382217407}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7746553421020508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6910130977630615},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6827957630157471},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6341066360473633},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.627295732498169},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5733478665351868},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.524451494216919},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5198548436164856},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5062743425369263},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49594101309776306},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4817667007446289},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4697076678276062},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.46047747135162354},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4352129101753235},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4324570596218109},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.41208741068840027},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.32244640588760376},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3121717572212219},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26378366351127625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24207594990730286},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17011165618896484},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1523061990737915},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13541150093078613},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08395588397979736},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08000141382217407},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2022.3207151","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3207151","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09893810.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:673fb65be8804846b02841139dbb0219","is_oa":true,"landing_page_url":"https://doaj.org/article/673fb65be8804846b02841139dbb0219","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 10, Pp 99702-99708 (2022)","raw_type":"article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1654879","is_oa":true,"landing_page_url":"https://hdl.handle.net/11573/1654879","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/access.2022.3207151","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3207151","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09893810.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4296079399.pdf","grobid_xml":"https://content.openalex.org/works/W4296079399.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W1539883310","https://openalex.org/W1965307278","https://openalex.org/W1978068131","https://openalex.org/W2103352188","https://openalex.org/W2116674539","https://openalex.org/W2129173641","https://openalex.org/W2136244995","https://openalex.org/W2141849037","https://openalex.org/W2142633073","https://openalex.org/W2211672254","https://openalex.org/W2524131723","https://openalex.org/W2884561339","https://openalex.org/W2932741641","https://openalex.org/W2945803983","https://openalex.org/W2952622859","https://openalex.org/W2970671948","https://openalex.org/W2970794441","https://openalex.org/W2971370674","https://openalex.org/W2992345573","https://openalex.org/W3036411253","https://openalex.org/W3166600931","https://openalex.org/W4205437090","https://openalex.org/W4205703070","https://openalex.org/W4226323548","https://openalex.org/W4285111704"],"related_works":["https://openalex.org/W2169622190","https://openalex.org/W2224788396","https://openalex.org/W2169618112","https://openalex.org/W2106078580","https://openalex.org/W2143420037","https://openalex.org/W3013924136","https://openalex.org/W2151256709","https://openalex.org/W2496244846","https://openalex.org/W4238381000","https://openalex.org/W2171851068"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,37],"efficient":[4,38],"solution":[5],"to":[6,29,83],"reduce":[7],"the":[8,12,20,41,47,53],"power":[9,25,79],"consumption":[10],"of":[11,40,49],"popular":[13],"linear":[14],"feedback":[15,54],"shift":[16],"register":[17],"by":[18,36,61],"exploiting":[19],"gated":[21,31],"clock":[22,32],"approach.":[23],"The":[24],"reduction":[26,80],"with":[27,81],"respect":[28,82],"other":[30],"schemes":[33],"is":[34],"obtained":[35],"implementation":[39],"logic":[42],"gates":[43,51],"and":[44,71],"properly":[45],"reducing":[46],"number":[48],"XOR":[50],"in":[52,65],"network.":[55],"Transistor":[56],"level":[57],"simulations":[58],"are":[59],"performed":[60],"using":[62],"standard":[63],"cells":[64],"a":[66,72,78],"28-nm":[67],"FD-SOI":[68],"CMOS":[69],"technology":[70],"300-MHz":[73],"clock.":[74],"Simulation":[75],"results":[76],"show":[77],"traditional":[84],"implementations,":[85],"which":[86],"reaches":[87],"values":[88],"higher":[89],"than":[90],"30%.":[91]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-09-17T00:00:00"}