{"id":"https://openalex.org/W4295956913","doi":"https://doi.org/10.1109/access.2022.3206014","title":"A Novel Differential to Single-Ended Converter for Ultra-Low-Voltage Inverter-Based OTAs","display_name":"A Novel Differential to Single-Ended Converter for Ultra-Low-Voltage Inverter-Based OTAs","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4295956913","doi":"https://doi.org/10.1109/access.2022.3206014"},"language":"en","primary_location":{"id":"doi:10.1109/access.2022.3206014","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3206014","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09889717.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09889717.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016342533","display_name":"Riccardo Della Sala","orcid":"https://orcid.org/0000-0001-9990-4875"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Della Sala","raw_affiliation_strings":["Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9990-4875","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0003-3880-2546","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5650-8212","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":2.3805,"has_fulltext":true,"cited_by_count":30,"citation_normalized_percentile":{"value":0.88679444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"10","issue":null,"first_page":"98179","last_page":"98190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7597039937973022},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.6508581042289734},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5638982057571411},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5516100525856018},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5407208800315857},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5164468288421631},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4444110095500946},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42396360635757446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24249333143234253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1510370969772339},{"id":"https://openalex.org/keywords/biology","display_name":"Biology","score":0.06956523656845093}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7597039937973022},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.6508581042289734},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5638982057571411},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5516100525856018},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5407208800315857},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5164468288421631},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4444110095500946},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42396360635757446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24249333143234253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1510370969772339},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.06956523656845093},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2022.3206014","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3206014","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09889717.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:1dd5b5d1d19c4d18837b79b4ce38c7f3","is_oa":true,"landing_page_url":"https://doaj.org/article/1dd5b5d1d19c4d18837b79b4ce38c7f3","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 10, Pp 98179-98190 (2022)","raw_type":"article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1654876","is_oa":true,"landing_page_url":"https://hdl.handle.net/11573/1654876","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/access.2022.3206014","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3206014","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09889717.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4295956913.pdf","grobid_xml":"https://content.openalex.org/works/W4295956913.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W2121226030","https://openalex.org/W2316430163","https://openalex.org/W2548276693","https://openalex.org/W2580425382","https://openalex.org/W2918730494","https://openalex.org/W2928458286","https://openalex.org/W2943848730","https://openalex.org/W2970430020","https://openalex.org/W2983709821","https://openalex.org/W3001307815","https://openalex.org/W3005119954","https://openalex.org/W3016114585","https://openalex.org/W3035967058","https://openalex.org/W3039999009","https://openalex.org/W3082907679","https://openalex.org/W3083586990","https://openalex.org/W3116515882","https://openalex.org/W3120609227","https://openalex.org/W3131061951","https://openalex.org/W3136230335","https://openalex.org/W3154437343","https://openalex.org/W3157190327","https://openalex.org/W3162332163","https://openalex.org/W3167303334","https://openalex.org/W3177178868","https://openalex.org/W3200146763","https://openalex.org/W3209387920","https://openalex.org/W4200555760","https://openalex.org/W4213244609","https://openalex.org/W4214885213","https://openalex.org/W4229065898","https://openalex.org/W4291653022"],"related_works":["https://openalex.org/W2367891013","https://openalex.org/W2007108787","https://openalex.org/W4390604093","https://openalex.org/W2097166404","https://openalex.org/W2084837496","https://openalex.org/W2103570580","https://openalex.org/W2384196933","https://openalex.org/W2118090249","https://openalex.org/W4389297064","https://openalex.org/W2796843707"],"abstract_inverted_index":{"For":[0],"the":[1,12,25,28,32,44,65,94,97,99,110,114,148,172],"design":[2],"of":[3,27,43,96,101,113,128,181],"inverter-based":[4,50,129],"OTAs":[5,51],"with":[6,64,159,183],"differential":[7,13],"input":[8,39,66],"and":[9,38,67,138,156,176],"single-ended":[10,15],"output,":[11],"to":[14,78,85,106,147,161],"(D2S)":[16],"converter":[17,175],"is":[18,91,116],"a":[19,54,74,80,125,139],"key":[20],"building":[21],"block.":[22],"In":[23,47,120],"fact,":[24],"performance":[26,100,179],"D2S":[29,55,103,130,174],"strongly":[30],"affects":[31],"overall":[33],"common-mode":[34,40],"rejection":[35],"ratio":[36],"(CMRR)":[37],"range":[41],"(ICMR)":[42],"whole":[45],"OTA.":[46],"recent":[48],"literature,":[49],"rely":[52],"on":[53,58,93],"topology":[56,127],"based":[57,92],"an":[59,133,166],"inverter":[60,63],"driving":[61],"another":[62],"output":[68],"tight":[69],"together":[70],"which":[71,170],"behaves":[72],"as":[73],"\u201cdiode\u201d":[75],"connected":[76],"device":[77],"implement":[79],"voltage":[81],"gain":[82],"approximately":[83],"equal":[84],"\u20131.":[86],"However,":[87],"since":[88],"this":[89,102,121],"approach":[90],"matching":[95],"inverters,":[98],"results":[104],"sensitive":[105],"PVT":[107,162],"variations":[108],"if":[109],"bias":[111],"point":[112],"inverters":[115],"not":[117],"properly":[118],"stabilized.":[119],"paper":[122],"we":[123],"present":[124,164],"novel":[126],"converter,":[131],"exploiting":[132],"auxiliary,":[134],"standard-cell-based,":[135],"error":[136],"amplifier":[137],"local":[140],"feedback":[141],"loop.":[142],"The":[143],"proposed":[144,173],"D2S,":[145],"compared":[146],"conventional":[149],"one,":[150],"exhibits":[151],"higher":[152],"CMRR,":[153],"improved":[154],"ICMR":[155],"better":[157],"robustness":[158],"respect":[160],"variations.We":[163],"also":[165],"ULV,":[167],"standard-cell-based":[168],"OTA,":[169],"exploits":[171],"shows":[177],"excellent":[178],"figures":[180],"merit":[182],"low":[184],"area":[185],"footprint.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-09-16T00:00:00"}