{"id":"https://openalex.org/W4291653267","doi":"https://doi.org/10.1109/access.2022.3198644","title":"Design-Oriented All-Regime All-Region 7-Parameter Short-Channel MOSFET Model Based on Inversion Charge","display_name":"Design-Oriented All-Regime All-Region 7-Parameter Short-Channel MOSFET Model Based on Inversion Charge","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4291653267","doi":"https://doi.org/10.1109/access.2022.3198644"},"language":"en","primary_location":{"id":"doi:10.1109/access.2022.3198644","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3198644","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2022.3198644","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097713039","display_name":"Dayana A. Pino-Monroy","orcid":"https://orcid.org/0000-0002-2347-8870"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dayana A. Pino-Monroy","raw_affiliation_strings":["STMicroelectronics, Crolles, France"],"raw_orcid":"https://orcid.org/0000-0002-2347-8870","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074024839","display_name":"P. Scheer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Patrick Scheer","raw_affiliation_strings":["STMicroelectronics, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025540737","display_name":"Mohamed Khalil Bouchoucha","orcid":"https://orcid.org/0000-0001-6578-1803"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mohamed Khalil Bouchoucha","raw_affiliation_strings":["STMicroelectronics, Crolles, France"],"raw_orcid":"https://orcid.org/0000-0001-6578-1803","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048376627","display_name":"Carlos Galup\u2010Montoro","orcid":"https://orcid.org/0000-0003-4623-6425"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos Galup-Montoro","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Universidade Federal de Santa Catarina, Florianópolis, Brazil"],"raw_orcid":"https://orcid.org/0000-0003-4623-6425","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Universidade Federal de Santa Catarina, Florianópolis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085204712","display_name":"Manuel J. Barrag\u00e1n","orcid":"https://orcid.org/0000-0003-0187-604X"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Manuel J. Barragan","raw_affiliation_strings":["TIMA Laboratory, CNRS, Grenoble INP, Université Grenoble Alpes, Grenoble, France"],"raw_orcid":"https://orcid.org/0000-0003-0187-604X","affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS, Grenoble INP, Université Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082431812","display_name":"Philippe Cathelin","orcid":"https://orcid.org/0000-0001-5603-3352"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Cathelin","raw_affiliation_strings":["STMicroelectronics, Crolles, France"],"raw_orcid":"https://orcid.org/0000-0001-5603-3352","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105688928","display_name":"Jean\u2010Michel Fournier","orcid":"https://orcid.org/0000-0003-1395-042X"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Michel Fournier","raw_affiliation_strings":["TIMA Laboratory, CNRS, Grenoble INP, Université Grenoble Alpes, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS, Grenoble INP, Université Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087288705","display_name":"Andreia Cathelin","orcid":"https://orcid.org/0000-0003-2745-4523"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Andreia Cathelin","raw_affiliation_strings":["STMicroelectronics, Crolles, France"],"raw_orcid":"https://orcid.org/0000-0003-2745-4523","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057267077","display_name":"Sylvain Bourdel","orcid":"https://orcid.org/0000-0001-9930-9945"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sylvain Bourdel","raw_affiliation_strings":["TIMA Laboratory, CNRS, Grenoble INP, Université Grenoble Alpes, Grenoble, France"],"raw_orcid":"https://orcid.org/0000-0001-9930-9945","affiliations":[{"raw_affiliation_string":"TIMA Laboratory, CNRS, Grenoble INP, Université Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":1.4837,"has_fulltext":true,"cited_by_count":22,"citation_normalized_percentile":{"value":0.81095188,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"10","issue":null,"first_page":"86270","last_page":"86285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7661516666412354},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.7214763164520264},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.5929559469223022},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.5815718173980713},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.5622431635856628},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4982790946960449},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.46551063656806946},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39157634973526},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3866073787212372},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3768508732318878},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3765467703342438},{"id":"https://openalex.org/keywords/computational-physics","display_name":"Computational physics","score":0.37270230054855347},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.3538476228713989},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3477029800415039},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34392249584198},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3429621160030365},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.25886133313179016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1997407078742981}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7661516666412354},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7214763164520264},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.5929559469223022},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.5815718173980713},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.5622431635856628},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4982790946960449},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.46551063656806946},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39157634973526},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3866073787212372},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3768508732318878},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3765467703342438},{"id":"https://openalex.org/C30475298","wikidata":"https://www.wikidata.org/wiki/Q909554","display_name":"Computational physics","level":1,"score":0.37270230054855347},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.3538476228713989},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3477029800415039},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34392249584198},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3429621160030365},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.25886133313179016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1997407078742981},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/access.2022.3198644","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3198644","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-03759715v2","is_oa":true,"landing_page_url":"https://hal.science/hal-03759715","pdf_url":"https://hal.science/hal-03759715v2/file/2022-ACCESS.pdf","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, 2022, 10, pp.86270-86285. ⟨10.1109/ACCESS.2022.3198644⟩","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:HAL:hal-03759715v1","is_oa":false,"landing_page_url":"https://hal.archives-ouvertes.fr/hal-03759715","pdf_url":null,"source":{"id":"https://openalex.org/S4406922276","display_name":"INRIA a CCSD electronic archive server","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 2169-3536","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:doaj.org/article:567f68d528ec47e49c36f4661a263466","is_oa":true,"landing_page_url":"https://doaj.org/article/567f68d528ec47e49c36f4661a263466","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 10, Pp 86270-86285 (2022)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2022.3198644","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3198644","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1507158039","https://openalex.org/W1552797650","https://openalex.org/W1557514514","https://openalex.org/W1970133553","https://openalex.org/W2079826846","https://openalex.org/W2097388846","https://openalex.org/W2114750951","https://openalex.org/W2124848329","https://openalex.org/W2129141986","https://openalex.org/W2133747703","https://openalex.org/W2159689941","https://openalex.org/W2172005912","https://openalex.org/W2343754141","https://openalex.org/W2498970880","https://openalex.org/W2742343885","https://openalex.org/W2750546433","https://openalex.org/W2758603753","https://openalex.org/W2768819082","https://openalex.org/W2888938322","https://openalex.org/W2893484159","https://openalex.org/W2906721612","https://openalex.org/W2917035806","https://openalex.org/W2946344336","https://openalex.org/W3018526453","https://openalex.org/W3035768999","https://openalex.org/W3043883479","https://openalex.org/W4238664186","https://openalex.org/W4283023098","https://openalex.org/W6679609378","https://openalex.org/W6742649180"],"related_works":["https://openalex.org/W2326188151","https://openalex.org/W2031432268","https://openalex.org/W2386361943","https://openalex.org/W2149895879","https://openalex.org/W2600478192","https://openalex.org/W4250300609","https://openalex.org/W2010357007","https://openalex.org/W2545707786","https://openalex.org/W2473578222","https://openalex.org/W2264082943"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,107],"7-parameter":[4],"analytical":[5,22,111],"model":[6,39,70,104,128],"of":[7,20,32,52,59,113,125,137,152],"the":[8,13,18,30,33,42,48,57,60,65,69,95,102,114,126],"MOS":[9,34],"transistor":[10,61,103],"based":[11,93],"on":[12,64,94],"inversion":[14],"charge":[15],"targeted":[16],"at":[17],"development":[19],"simplified":[21],"circuit":[23],"design":[24,121],"methodologies":[25],"that":[26],"take":[27],"into":[28],"account":[29],"physics":[31,97],"transistor.":[35],"The":[36,123],"proposed":[37,99,127],"design-oriented":[38],"allows":[40],"for":[41,73,83,106,145],"first":[43],"time":[44],"to":[45,79,100,134,162],"describe":[46],"both":[47],"main":[49],"short-channel":[50],"effects":[51],"advanced":[53],"nanometric":[54],"technologies":[55],"and":[56,82,88,157,160],"dependence":[58],"drain":[62,66],"current":[63,115],"voltage,":[67],"while":[68],"remains":[71],"valid":[72],"all":[74,84],"bias":[75],"regimes":[76],"(from":[77],"weak":[78],"strong":[80],"inversion)":[81],"operating":[85],"regions":[86],"(linear":[87],"saturated).":[89],"A":[90],"simple":[91],"procedure":[92],"device":[96],"is":[98,129],"estimate":[101],"parameters":[105],"given":[108],"technology.":[109],"Furthermore,":[110],"expressions":[112],"derivatives":[116],"are":[117],"developed":[118],"targeting":[119],"different":[120],"scenarios.":[122],"accuracy":[124],"validated":[130],"by":[131],"direct":[132],"comparison":[133],"silicon":[135],"measurements":[136],"N-MOS":[138],"transistors":[139],"in":[140],"28":[141],"nm":[142,156],"FD-SOI":[143],"technology":[144],"channel":[146,150],"width":[147],"of$1~\\mu":[148],"\\text{m}$and":[149],"lengths":[151],"30":[153],"nm,":[154,159],"60":[155],"150":[158],"also":[161],"simulations":[163],"performed":[164],"with":[165],"an":[166],"industry-standard":[167],"compact":[168],"model.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":8}],"updated_date":"2026-08-18T07:49:30.821534","created_date":"2025-10-10T00:00:00"}