{"id":"https://openalex.org/W4214885213","doi":"https://doi.org/10.1109/access.2022.3156890","title":"A Biasing Approach to Design Ultra-Low-Power Standard-Cell-Based Analog Building Blocks for Nanometer SoCs","display_name":"A Biasing Approach to Design Ultra-Low-Power Standard-Cell-Based Analog Building Blocks for Nanometer SoCs","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4214885213","doi":"https://doi.org/10.1109/access.2022.3156890"},"language":"en","primary_location":{"id":"doi:10.1109/access.2022.3156890","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3156890","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9668973/09729210.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/9668973/09729210.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Department of Information, Electronics and Communications Engineering, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0003-3880-2546","affiliations":[{"raw_affiliation_string":"Department of Information, Electronics and Communications Engineering, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043263679","display_name":"Gianluca Giustolisi","orcid":"https://orcid.org/0000-0002-2181-2169"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Giustolisi","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy"],"raw_orcid":"https://orcid.org/0000-0002-2181-2169","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pennisi","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5803-484X","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Department of Information, Electronics and Communications Engineering, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5650-8212","affiliations":[{"raw_affiliation_string":"Department of Information, Electronics and Communications Engineering, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":1.825,"has_fulltext":true,"cited_by_count":23,"citation_normalized_percentile":{"value":0.83892873,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"10","issue":null,"first_page":"25892","last_page":"25900"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6718013882637024},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.6553459167480469},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5750930905342102},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5289509296417236},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5009713172912598},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.48999395966529846},{"id":"https://openalex.org/keywords/current-mirror","display_name":"Current mirror","score":0.4890087842941284},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4803706109523773},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47467637062072754},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4711674153804779},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.465016633272171},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4594171643257141},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.4542269706726074},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.4404805302619934},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4299493730068207},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4277164936065674},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4000679850578308},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3758811950683594},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3133746385574341},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28130823373794556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22753876447677612}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6718013882637024},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.6553459167480469},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5750930905342102},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5289509296417236},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5009713172912598},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48999395966529846},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.4890087842941284},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4803706109523773},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47467637062072754},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4711674153804779},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.465016633272171},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4594171643257141},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.4542269706726074},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.4404805302619934},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4299493730068207},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4277164936065674},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4000679850578308},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3758811950683594},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3133746385574341},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28130823373794556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22753876447677612}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2022.3156890","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3156890","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9668973/09729210.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:0bd815f7b8f3407f9e7f2f2f935cdd3c","is_oa":true,"landing_page_url":"https://doaj.org/article/0bd815f7b8f3407f9e7f2f2f935cdd3c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 10, Pp 25892-25900 (2022)","raw_type":"article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1621511","is_oa":true,"landing_page_url":"https://hdl.handle.net/11573/1621511","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/access.2022.3156890","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3156890","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9668973/09729210.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4214885213.pdf","grobid_xml":"https://content.openalex.org/works/W4214885213.grobid-xml"},"referenced_works_count":44,"referenced_works":["https://openalex.org/W1643989195","https://openalex.org/W1976818170","https://openalex.org/W1977278610","https://openalex.org/W1981553874","https://openalex.org/W2004391179","https://openalex.org/W2011100675","https://openalex.org/W2020763844","https://openalex.org/W2030638498","https://openalex.org/W2035037684","https://openalex.org/W2040228876","https://openalex.org/W2061092497","https://openalex.org/W2081968211","https://openalex.org/W2095685157","https://openalex.org/W2096668447","https://openalex.org/W2102029541","https://openalex.org/W2102388997","https://openalex.org/W2126259048","https://openalex.org/W2150526221","https://openalex.org/W2154237706","https://openalex.org/W2155190990","https://openalex.org/W2161309745","https://openalex.org/W2167225414","https://openalex.org/W2170862407","https://openalex.org/W2296102483","https://openalex.org/W2344684067","https://openalex.org/W2508772639","https://openalex.org/W2513579149","https://openalex.org/W2524282698","https://openalex.org/W2551453206","https://openalex.org/W2580425382","https://openalex.org/W2734785541","https://openalex.org/W2757448394","https://openalex.org/W2758594094","https://openalex.org/W2792295266","https://openalex.org/W2803026930","https://openalex.org/W2909853079","https://openalex.org/W2928458286","https://openalex.org/W2970430020","https://openalex.org/W2995777717","https://openalex.org/W3044459401","https://openalex.org/W3202179531","https://openalex.org/W4240377337","https://openalex.org/W6681144672","https://openalex.org/W6732615090"],"related_works":["https://openalex.org/W3208271891","https://openalex.org/W2119969220","https://openalex.org/W3138547987","https://openalex.org/W2158284457","https://openalex.org/W1993797561","https://openalex.org/W2045408571","https://openalex.org/W2144543694","https://openalex.org/W4384694959","https://openalex.org/W2389021994","https://openalex.org/W2799803723"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,63,188],"approach":[4,25,59],"to":[5,72,79,116,127,135,150,170],"design":[6,158,168,194],"analog":[7,50,123,182],"building":[8,183],"blocks":[9],"for":[10,122],"nanometer":[11],"systems":[12],"on":[13,20,62],"a":[14,34,136,139,196,217],"chip":[15],"(SoCs)":[16],"that":[17,27],"are":[18,114],"based":[19,61,181],"digital":[21,77],"standard-cells.":[22],"The":[23,58,107,155,221],"proposed":[24,179],"guarantees":[26],"all":[28,117],"the":[29,47,73,86,91,98,112,118,129,143,152,160,167,172,178,193,206,211],"CMOS":[30,219],"inverters,":[31],"taken":[32],"from":[33],"standard-cell":[35,99,119,180],"library,":[36],"operate":[37],"with":[38,52,81,234],"well-defined":[39],"quiescent":[40,130],"current":[41,102,131,141,224],"and":[42,84,93,103,125,142,175,210,249],"output":[43,145],"voltage,":[44],"thus":[45],"allowing":[46],"implementation":[48],"of":[49,89,97,132,138,147,159,177,190,195],"circuits":[51],"good":[53],"robustness":[54,246],"against":[55,247],"PVT":[56],"variations.":[57],"is":[60,162,226,252],"Analog":[64],"Body":[65],"Bias":[66],"Generator":[67],"(ABBG)":[68],"reusable":[69],"block,":[70],"similar":[71],"ones":[74],"adopted":[75],"in":[76,216],"applications":[78],"cope":[80],"process":[82],"variations,":[83],"exploits":[85],"bulk":[87,108],"terminals":[88],"both":[90],"p-channel":[92],"n-channel":[94],"MOS":[95],"transistors":[96],"inverter":[100],"as":[101,164,166],"voltage":[104,146],"control":[105],"inputs.":[106],"voltages":[109],"generated":[110],"by":[111],"ABBG":[113,161],"routed":[115],"inverters":[120],"used":[121],"functions":[124],"allow":[126,171],"set":[128],"each":[133,148],"cell":[134,149],"multiple":[137],"reference":[140],"static":[144],"half":[151],"supply":[153,248],"voltage.":[154],"full":[156],"custom":[157],"presented,":[163],"well":[165],"flow":[169],"automatic":[173],"place":[174],"route":[176],"blocks.":[184],"We":[185],"finally":[186],"give":[187],"example":[189],"application":[191],"trough":[192],"fully":[197],"synthesizable":[198],"four-stage-gain":[199],"low-power":[200],"operational":[201],"transconductance":[202],"amplifier":[203],"(OTA).":[204],"Both":[205],"body":[207],"bias":[208],"generator":[209],"OTA":[212,222],"have":[213],"been":[214],"implemented":[215],"65-nm":[218],"technology.":[220],"nominal":[223],"consumption":[225],"<inline-formula":[227,236],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[228,237],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[229,238],"<tex-math":[230,239],"notation=\"LaTeX\">$1.75~\\mu":[231],"\\text{A}$":[232,241],"</tex-math></inline-formula>":[233,242],"0.41-":[235],"notation=\"LaTeX\">$\\mu":[240],"standard":[243],"deviation.":[244],"Good":[245],"temperature":[250],"variations":[251],"also":[253],"found.":[254]},"counts_by_year":[{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2022-03-05T00:00:00"}