{"id":"https://openalex.org/W4206115762","doi":"https://doi.org/10.1109/access.2022.3140354","title":"Design and Implementation of Asymmetrical Multilevel Inverter With Reduced Components and Low Voltage Stress","display_name":"Design and Implementation of Asymmetrical Multilevel Inverter With Reduced Components and Low Voltage Stress","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4206115762","doi":"https://doi.org/10.1109/access.2022.3140354"},"language":"en","primary_location":{"id":"doi:10.1109/access.2022.3140354","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3140354","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2022.3140354","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061237716","display_name":"Shaik Reddi Khasim","orcid":"https://orcid.org/0000-0002-9491-5476"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shaik Reddi Khasim","raw_affiliation_strings":["School of Electrical Engineering, Vellore Institute of Technology, Vellore, Tamil Nadu, India"],"raw_orcid":"https://orcid.org/0000-0002-9491-5476","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Vellore Institute of Technology, Vellore, Tamil Nadu, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013603692","display_name":"C. Dhanamjayulu","orcid":"https://orcid.org/0000-0003-0054-0149"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C. Dhanamjayulu","raw_affiliation_strings":["School of Electrical Engineering, Vellore Institute of Technology, Vellore, Tamil Nadu, India"],"raw_orcid":"https://orcid.org/0000-0003-0054-0149","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Vellore Institute of Technology, Vellore, Tamil Nadu, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5061237716"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":4.1562,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.94705779,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"10","issue":null,"first_page":"3495","last_page":"3511"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.7545299530029297},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6551367044448853},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5837588906288147},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5626168251037598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5408270359039307},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5206312537193298},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5107736587524414},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.4645032584667206},{"id":"https://openalex.org/keywords/series-and-parallel-circuits","display_name":"Series and parallel circuits","score":0.4224599599838257},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2735425531864166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26883530616760254}],"concepts":[{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.7545299530029297},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6551367044448853},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5837588906288147},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5626168251037598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5408270359039307},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5206312537193298},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5107736587524414},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.4645032584667206},{"id":"https://openalex.org/C95023266","wikidata":"https://www.wikidata.org/wiki/Q55738334","display_name":"Series and parallel circuits","level":3,"score":0.4224599599838257},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2735425531864166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26883530616760254},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2022.3140354","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3140354","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:fd309c94a9a145d0af8cef635d47d184","is_oa":true,"landing_page_url":"https://doaj.org/article/fd309c94a9a145d0af8cef635d47d184","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 10, Pp 3495-3511 (2022)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2022.3140354","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2022.3140354","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G896957399","display_name":null,"funder_award_id":"VIT SEED GRANT/12439","funder_id":"https://openalex.org/F4320322838","funder_display_name":"VIT University"}],"funders":[{"id":"https://openalex.org/F4320322838","display_name":"VIT University","ror":"https://ror.org/00qzypv28"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1971766753","https://openalex.org/W1992493509","https://openalex.org/W2108135193","https://openalex.org/W2137047571","https://openalex.org/W2159418966","https://openalex.org/W2168695989","https://openalex.org/W2335882254","https://openalex.org/W2471773450","https://openalex.org/W2485157506","https://openalex.org/W2515779117","https://openalex.org/W2552626190","https://openalex.org/W2555337301","https://openalex.org/W2588489920","https://openalex.org/W2592517717","https://openalex.org/W2618011648","https://openalex.org/W2774471691","https://openalex.org/W2904902278","https://openalex.org/W2907532609","https://openalex.org/W2913149378","https://openalex.org/W2915186578","https://openalex.org/W2943046640","https://openalex.org/W2944489166","https://openalex.org/W2953556851","https://openalex.org/W2963282098","https://openalex.org/W2984321064","https://openalex.org/W2985890475","https://openalex.org/W2992949436","https://openalex.org/W3006707309","https://openalex.org/W3008059583","https://openalex.org/W3010139507","https://openalex.org/W3016916239","https://openalex.org/W3023254078","https://openalex.org/W3035335197","https://openalex.org/W3038999268","https://openalex.org/W3083791656","https://openalex.org/W3087850105","https://openalex.org/W3100879713","https://openalex.org/W3118432256","https://openalex.org/W3119551779","https://openalex.org/W3123173748","https://openalex.org/W3126405371","https://openalex.org/W3128200774","https://openalex.org/W3132205116","https://openalex.org/W3138811040","https://openalex.org/W3150505895","https://openalex.org/W3200499353"],"related_works":["https://openalex.org/W3215377656","https://openalex.org/W4283744382","https://openalex.org/W2611248581","https://openalex.org/W72125279","https://openalex.org/W2786151210","https://openalex.org/W4365788340","https://openalex.org/W3038128203","https://openalex.org/W2377438693","https://openalex.org/W2037746703","https://openalex.org/W2355098912"],"abstract_inverted_index":{"Multilevel":[0],"inverters":[1],"with":[2,40,96,151,155,226,243],"a":[3,25,75,127,156,240],"high":[4,93],"device":[5],"count,":[6,186,189],"low":[7],"boosting":[8],"and":[9,43,140,161,198,205,210,223,237],"DC":[10,78,187],"voltage":[11,47],"imbalance":[12],"are":[13],"all":[14,213],"common":[15],"problems":[16],"exists":[17],"in":[18,68,114,212,235,239],"the":[19,38,50,59,66,84,90,101,112,122,181],"traditional":[20],"topologies.":[21],"In":[22],"this":[23],"article,":[24],"new":[26],"single-phase":[27],"asymmetrical":[28],"multilevel":[29],"inverter":[30,61,102,123],"(MLI)":[31],"that":[32,88],"can":[33,107],"generate":[34],"33":[35],"levels":[36],"at":[37,49],"output":[39],"fewer":[41],"components":[42],"lower":[44],"total":[45,216],"standing":[46],"(TSV)":[48],"switches":[51,85,185],"is":[52,86,124,145,175],"presented.":[53],"The":[54,80,105,119,143,215,229],"multiple":[55],"input":[56],"sources":[57,188],"of":[58,77,92,100,121,129,158],"proposed":[60,230],"make":[62],"it":[63,162],"suited":[64],"for":[65,116],"use":[67,91],"renewable":[69],"energy":[70],"generating":[71],"systems":[72],"which":[73,97],"have":[74],"variety":[76,128],"sources.":[79],"stress":[81,179,183],"distribution":[82],"among":[83],"investigated":[87],"reduces":[89],"rated":[94],"devices":[95],"overall":[98],"cost":[99,135],"gets":[103],"reduced.":[104],"topology":[106],"be":[108,167,208],"extended":[109],"by":[110],"adding":[111],"circuits":[113],"series":[115],"higher":[117],"levels.":[118],"performance":[120],"calculated":[125],"considering":[126],"critical":[130],"parameters":[131],"such":[132],"as":[133],"TSV,":[134,196],"function":[136],"(CF),":[137],"power":[138],"loss,":[139],"efficiency":[141],"calculations.":[142],"MLI":[144],"tested":[146,238],"under":[147],"dynamic":[148],"load":[149,153],"conditions":[150],"sudden":[152],"disturbances":[154],"range":[157],"combinational":[159],"loads":[160],"has":[163,232],"been":[164,233],"determined":[165],"to":[166,207],"stable":[168],"throughout":[169],"its":[170],"operation.":[171],"A":[172],"detailed":[173],"comparison":[174],"made":[176],"based":[177],"on":[178],"across":[180],"switches,":[182],"distribution,":[184],"gate":[190],"driver":[191],"circuits,":[192],"component":[193],"count":[194],"factor,":[195],"CF,":[197],"other":[199],"existing":[200],"topologies":[201],"using":[202],"graphical":[203],"representations":[204],"shown":[206],"cost-effective":[209],"superior":[211],"aspects.":[214],"harmonic":[217],"distortion":[218],"(THD)":[219],"derived":[220],"from":[221],"simulation":[222],"experiment":[224],"complies":[225],"IEEE":[227],"standards.":[228],"framework":[231],"developed":[234],"MATLAB/Simulink":[236],"laboratory":[241],"environment":[242],"hardware.":[244]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":17},{"year":2022,"cited_by_count":4}],"updated_date":"2026-05-06T08:25:59.206177","created_date":"2025-10-10T00:00:00"}