{"id":"https://openalex.org/W4206444682","doi":"https://doi.org/10.1109/access.2021.3132188","title":"An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation","display_name":"An Integrated Digital System Design Framework With On-Chip Functional Verification and Performance Evaluation","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W4206444682","doi":"https://doi.org/10.1109/access.2021.3132188"},"language":"en","primary_location":{"id":"doi:10.1109/access.2021.3132188","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3132188","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09632568.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09632568.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069455171","display_name":"Germ\u00e1n Cano","orcid":"https://orcid.org/0000-0002-8963-0855"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"German Cano-Quiveu","raw_affiliation_strings":["University Of Seville, Electronic Technology Department, Seville, SE 41012 SP"],"raw_orcid":"https://orcid.org/0000-0002-8963-0855","affiliations":[{"raw_affiliation_string":"University Of Seville, Electronic Technology Department, Seville, SE 41012 SP","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083934212","display_name":"P. Ruiz\u2010de\u2010Clavijo","orcid":"https://orcid.org/0000-0002-4360-0116"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Paulino Ruiz-De-Clavijo-Vazquez","raw_affiliation_strings":["University Of Seville, Electronic Technology Department, Seville, SE 41012 SP"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Of Seville, Electronic Technology Department, Seville, SE 41012 SP","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032060810","display_name":"M.J. Bellido","orcid":"https://orcid.org/0000-0002-5092-6042"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel J. Bellido-Diaz","raw_affiliation_strings":["University Of Seville, Electronic Technology Department, Seville, SE 41012 SP"],"raw_orcid":"https://orcid.org/0000-0002-5092-6042","affiliations":[{"raw_affiliation_string":"University Of Seville, Electronic Technology Department, Seville, SE 41012 SP","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033684471","display_name":"David Guerrero-Martos","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"David Guerrero-Martos","raw_affiliation_strings":["University Of Seville, Electronic Technology Department, Seville, SE 41012 SP"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Of Seville, Electronic Technology Department, Seville, SE 41012 SP","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049073425","display_name":"J. Viejo","orcid":"https://orcid.org/0000-0001-7543-5082"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julian Viejo-Cortes","raw_affiliation_strings":["University Of Seville, Electronic Technology Department, Seville, SE 41012 SP"],"raw_orcid":"https://orcid.org/0000-0001-7543-5082","affiliations":[{"raw_affiliation_string":"University Of Seville, Electronic Technology Department, Seville, SE 41012 SP","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075541180","display_name":"J. Juan","orcid":"https://orcid.org/0000-0001-6830-7576"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jorge Juan-Chico","raw_affiliation_strings":["University Of Seville, Electronic Technology Department, Seville, SE 41012 SP"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Of Seville, Electronic Technology Department, Seville, SE 41012 SP","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I79238269"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.4596,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65776343,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"9","issue":null,"first_page":"161383","last_page":"161394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7544873952865601},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6188362240791321},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5370074510574341},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4515560567378998},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44921261072158813},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4477861821651459},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4172441363334656},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4115650951862335},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.34986263513565063},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2260313332080841}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7544873952865601},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6188362240791321},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5370074510574341},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4515560567378998},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44921261072158813},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4477861821651459},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4172441363334656},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4115650951862335},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.34986263513565063},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2260313332080841},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/access.2021.3132188","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3132188","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09632568.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:35005663a3524faf91c36de35f85f9d7","is_oa":true,"landing_page_url":"https://doaj.org/article/35005663a3524faf91c36de35f85f9d7","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 9, Pp 161383-161394 (2021)","raw_type":"article"},{"id":"pmh:oai:idus.us.es:11441/129554","is_oa":true,"landing_page_url":"https://hdl.handle.net/11441/129554","pdf_url":null,"source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"journal article"},{"id":"pmh:oai:idus.us.es:11441/129554","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/129554","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/access.2021.3132188","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3132188","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09632568.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2941039118","display_name":null,"funder_award_id":"TIN2017-89951-P","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"},{"id":"https://openalex.org/G3631038073","display_name":null,"funder_award_id":"TIN2017-89951-P (BootTimeIoT)","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320310967","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24"},{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4206444682.pdf","grobid_xml":"https://content.openalex.org/works/W4206444682.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W53227076","https://openalex.org/W147018390","https://openalex.org/W1894646615","https://openalex.org/W1976475840","https://openalex.org/W1984327403","https://openalex.org/W2094252883","https://openalex.org/W2149130205","https://openalex.org/W2334860424","https://openalex.org/W2344401848","https://openalex.org/W2589125002","https://openalex.org/W2739862859","https://openalex.org/W2786330545","https://openalex.org/W2926695170","https://openalex.org/W2946687351","https://openalex.org/W3022836086","https://openalex.org/W3031505651","https://openalex.org/W3129849039"],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W2135756607","https://openalex.org/W4255789569","https://openalex.org/W2379784933","https://openalex.org/W4389429005","https://openalex.org/W2130564948","https://openalex.org/W2535719568","https://openalex.org/W1995589254","https://openalex.org/W4253145516","https://openalex.org/W2134618858"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,26,136],"design":[4,73],"and":[5,37,69,74,87,111,116,135],"on-chip":[6,50,85],"verification":[7,39,51,75,141],"framework":[8,19,110],"for":[9,54],"IPCores":[10],"in":[11,67],"FPGA":[12,148],"platforms.":[13],"The":[14,57,95,108],"methodology":[15,112],"of":[16,25,34,40,125,139,145],"the":[17,23,35,38,41,46,64,72,92,140,146],"proposed":[18,109],"is":[20,61,98],"based":[21],"on":[22],"development":[24],"high":[27,65],"level":[28,66],"software":[29,68],"model,":[30],"an":[31,49],"HDL":[32,77],"description":[33],"IPCore":[36],"system":[42],"under":[43],"test":[44,58],"by":[45,100],"Autotest":[47,93],"Core,":[48],"core":[52],"developed":[53],"this":[55],"framework.":[56],"pattern":[59],"generation":[60],"done":[62],"at":[63],"used":[70],"throughout":[71],"process.":[76],"simulation":[78],"results":[79,86],"can":[80],"then":[81],"be":[82],"compared":[83],"to":[84,114],"get":[88],"performance":[89,128],"measurements":[90],"from":[91],"Core.":[94],"Off-line":[96],"testing":[97],"possible":[99],"using":[101],"standard":[102],"low-cost":[103],"Flash":[104],"storage":[105],"(SD":[106],"card).":[107],"applied":[113],"PRESENT":[115],"SPONGENT":[117],"cryptographic":[118],"algorithms":[119],"has":[120],"shown":[121],"over":[122],"two":[123],"orders":[124],"magnitude":[126],"better":[127],"than":[129],"commercial":[130],"tools":[131],"like":[132],"Xilinx\u2019s":[133],"VIO":[134],"hardware":[137],"footprint":[138],"cored":[142],"below":[143],"3%":[144],"available":[147],"resources.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-08-08T07:41:36.138363","created_date":"2025-10-10T00:00:00"}