{"id":"https://openalex.org/W3191103257","doi":"https://doi.org/10.1109/access.2021.3103200","title":"Lifetime Reliability Improvement of Nano-Scale Digital Circuits Using Dual Threshold Voltage Assignment","display_name":"Lifetime Reliability Improvement of Nano-Scale Digital Circuits Using Dual Threshold Voltage Assignment","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3191103257","doi":"https://doi.org/10.1109/access.2021.3103200","mag":"3191103257"},"language":"en","primary_location":{"id":"doi:10.1109/access.2021.3103200","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3103200","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09509021.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09509021.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078040742","display_name":"Mohsen Raji","orcid":"https://orcid.org/0000-0001-7113-5197"},"institutions":[{"id":"https://openalex.org/I166459259","display_name":"Shiraz University","ror":"https://ror.org/028qtbk54","country_code":"IR","type":"education","lineage":["https://openalex.org/I166459259"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohsen Raji","raw_affiliation_strings":["School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran"],"raw_orcid":"https://orcid.org/0000-0001-7113-5197","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran","institution_ids":["https://openalex.org/I166459259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064370887","display_name":"Reza Mahmoudi","orcid":"https://orcid.org/0000-0002-4165-2908"},"institutions":[{"id":"https://openalex.org/I166459259","display_name":"Shiraz University","ror":"https://ror.org/028qtbk54","country_code":"IR","type":"education","lineage":["https://openalex.org/I166459259"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Reza Mahmoudi","raw_affiliation_strings":["School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran","institution_ids":["https://openalex.org/I166459259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028010546","display_name":"Behnam Ghavami","orcid":"https://orcid.org/0000-0001-5391-383X"},"institutions":[{"id":"https://openalex.org/I115566878","display_name":"Shahid Bahonar University of Kerman","ror":"https://ror.org/04zn42r77","country_code":"IR","type":"education","lineage":["https://openalex.org/I115566878"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behnam Ghavami","raw_affiliation_strings":["Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran"],"raw_orcid":"https://orcid.org/0000-0001-5391-383X","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran","institution_ids":["https://openalex.org/I115566878"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089322778","display_name":"Saeed Keshavarzi","orcid":"https://orcid.org/0000-0002-3634-3406"},"institutions":[{"id":"https://openalex.org/I166459259","display_name":"Shiraz University","ror":"https://ror.org/028qtbk54","country_code":"IR","type":"education","lineage":["https://openalex.org/I166459259"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Saeed Keshavarzi","raw_affiliation_strings":["School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Shiraz University, Shiraz, Iran","institution_ids":["https://openalex.org/I166459259"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.4068,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60885607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"9","issue":null,"first_page":"114120","last_page":"114134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.6527398228645325},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6428847312927246},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6285659074783325},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5960120558738708},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5711117386817932},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5636551976203918},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5411412715911865},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5380342602729797},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5281842947006226},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.501924991607666},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4881051480770111},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4609307646751404},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43881362676620483},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4324430227279663},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.38211554288864136},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2013806700706482},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18789514899253845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09902045130729675}],"concepts":[{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.6527398228645325},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6428847312927246},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6285659074783325},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5960120558738708},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5711117386817932},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5636551976203918},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5411412715911865},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5380342602729797},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5281842947006226},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.501924991607666},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4881051480770111},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4609307646751404},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43881362676620483},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4324430227279663},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.38211554288864136},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2013806700706482},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18789514899253845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09902045130729675},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2021.3103200","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3103200","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09509021.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:ecd619139f194e71a379548ae5664fe8","is_oa":true,"landing_page_url":"https://doaj.org/article/ecd619139f194e71a379548ae5664fe8","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 9, Pp 114120-114134 (2021)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2021.3103200","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3103200","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/6514899/09509021.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3191103257.pdf","grobid_xml":"https://content.openalex.org/works/W3191103257.grobid-xml"},"referenced_works_count":46,"referenced_works":["https://openalex.org/W183867130","https://openalex.org/W1487538329","https://openalex.org/W1569550779","https://openalex.org/W1901339374","https://openalex.org/W1967709031","https://openalex.org/W2003588010","https://openalex.org/W2033443176","https://openalex.org/W2047998489","https://openalex.org/W2048459293","https://openalex.org/W2069411775","https://openalex.org/W2075614785","https://openalex.org/W2093149861","https://openalex.org/W2113728962","https://openalex.org/W2117533672","https://openalex.org/W2139286506","https://openalex.org/W2146018705","https://openalex.org/W2152980601","https://openalex.org/W2165130438","https://openalex.org/W2169033838","https://openalex.org/W2219306300","https://openalex.org/W2344193394","https://openalex.org/W2376780133","https://openalex.org/W2604863078","https://openalex.org/W2735607536","https://openalex.org/W2780706692","https://openalex.org/W2786843341","https://openalex.org/W2790438432","https://openalex.org/W2790642115","https://openalex.org/W2794328362","https://openalex.org/W2808169303","https://openalex.org/W2911263012","https://openalex.org/W2921402340","https://openalex.org/W2923280565","https://openalex.org/W2968696769","https://openalex.org/W3012283530","https://openalex.org/W3016582401","https://openalex.org/W3024155534","https://openalex.org/W3043397599","https://openalex.org/W3048013713","https://openalex.org/W3048998924","https://openalex.org/W3106746715","https://openalex.org/W3112662320","https://openalex.org/W3117789662","https://openalex.org/W3163350694","https://openalex.org/W6634336121","https://openalex.org/W6795165182"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W2088006178","https://openalex.org/W1532891187","https://openalex.org/W2069145203","https://openalex.org/W63550369","https://openalex.org/W2108605716","https://openalex.org/W1560180920","https://openalex.org/W2085176210"],"abstract_inverted_index":{"In":[0,22],"nano-scale":[1],"CMOS":[2],"technology,":[3],"circuit":[4,27,175],"reliability":[5,38,72,93,152,176],"is":[6,30,84,118,136],"a":[7,25,57,87,98,109,112,181],"growing":[8],"concern":[9],"for":[10,86,120,180],"complicated":[11],"digital":[12,40],"circuits":[13,41,96,167],"due":[14],"to":[15,32,66,138,143,148,178],"manufacturing":[16],"process":[17,46,58],"variation":[18,47],"and":[19,34,48,60,68,100,164],"aging":[20,49],"effects.":[21],"this":[23],"paper,":[24],"statistical":[26],"optimization":[28,125],"framework":[29,53,172],"presented":[31],"analyze":[33],"improve":[35,149],"the":[36,43,70,91,105,124,128,131,139,145,150,174],"lifetime":[37,71,92,151,183],"of":[39,45,56,73,90,94,114,155],"in":[42,123,153],"presence":[44],"degradation.":[50],"The":[51],"proposed":[52,85,171],"takes":[54],"advantage":[55],"variation-":[59],"aging-aware":[61],"gate-level":[62],"delay":[63],"degradation":[64],"model":[65],"characterize":[67],"evaluate":[69],"combinational":[74,95],"circuits.":[75],"A":[76],"metric":[77],"called":[78],"Guardband-Aware":[79],"Reliability":[80],"(abbreviated":[81],"as":[82],"GAR)":[83],"fair":[88],"evaluation":[89],"considering":[97],"guardband":[99],"timing":[101,157,188],"yield":[102,158,189],"specified":[103],"by":[104],"designer.":[106],"Then,":[107],"using":[108],"criticality":[110],"metric,":[111],"set":[113],"statistically":[115],"critical":[116,141],"gates":[117,142],"selected":[119],"being":[121],"optimized":[122],"framework.":[126],"As":[127],"improvement":[129],"procedure,":[130],"dual-threshold":[132],"voltage":[133],"assignment":[134],"technique":[135],"applied":[137],"identified":[140],"enable":[144],"manufactured":[146],"chip":[147],"terms":[154],"low":[156],"loss.":[159,190],"Experimental":[160],"results":[161],"on":[162],"ISCAS'85":[163],"ISCAS'89":[165],"benchmark":[166],"show":[168],"that":[169],"our":[170],"increases":[173],"up":[177],"9.93%":[179],"6-year":[182],"imposing":[184],"less":[185],"than":[186],"6.9%":[187]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}