{"id":"https://openalex.org/W3185952280","doi":"https://doi.org/10.1109/access.2021.3099970","title":"Refresh Algorithm for Ensuring 100% Memory Availability in Gain-Cell Embedded DRAM Macros","display_name":"Refresh Algorithm for Ensuring 100% Memory Availability in Gain-Cell Embedded DRAM Macros","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3185952280","doi":"https://doi.org/10.1109/access.2021.3099970","mag":"3185952280"},"language":"en","primary_location":{"id":"doi:10.1109/access.2021.3099970","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3099970","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09495814.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09495814.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030091052","display_name":"Roman Golman","orcid":"https://orcid.org/0000-0002-1215-5603"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Roman Golman","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-1215-5603","affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066030668","display_name":"Netanel Nachum","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Netanel Nachum","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022162844","display_name":"Tomer Cohen","orcid":"https://orcid.org/0000-0003-0005-2970"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Tomer Cohen","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034618529","display_name":"Robert Giterman","orcid":"https://orcid.org/0000-0002-1410-4746"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Robert Giterman","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-1410-4746","affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-8233-4711","affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030091052"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.5084,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.64203224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"9","issue":null,"first_page":"105831","last_page":"105840"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.8111273050308228},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8012040853500366},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7985872626304626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7902119159698486},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.7070261240005493},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5922622680664062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5758379697799683},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5681155920028687},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5561915040016174},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5061256289482117},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4985213279724121},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.476641982793808},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47045695781707764},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.46725910902023315},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.461361825466156},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.45208728313446045},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4423951208591461},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.43838363885879517},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.41273680329322815},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41204580664634705},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3630150854587555},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3203907012939453},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21920984983444214},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.11846184730529785},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09434524178504944},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09141996502876282},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08728137612342834}],"concepts":[{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.8111273050308228},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8012040853500366},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7985872626304626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7902119159698486},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.7070261240005493},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5922622680664062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5758379697799683},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5681155920028687},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5561915040016174},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5061256289482117},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4985213279724121},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.476641982793808},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47045695781707764},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.46725910902023315},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.461361825466156},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.45208728313446045},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4423951208591461},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.43838363885879517},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.41273680329322815},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41204580664634705},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3630150854587555},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3203907012939453},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21920984983444214},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.11846184730529785},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09434524178504944},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09141996502876282},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08728137612342834},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2021.3099970","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3099970","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09495814.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:fd497fd1d0b642789ad4b673dee32b88","is_oa":true,"landing_page_url":"https://doaj.org/article/fd497fd1d0b642789ad4b673dee32b88","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 9, Pp 105831-105840 (2021)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2021.3099970","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3099970","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09495814.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6800000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G6135841198","display_name":null,"funder_award_id":"996/18","funder_id":"https://openalex.org/F4320322252","funder_display_name":"Israel Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320322252","display_name":"Israel Science Foundation","ror":"https://ror.org/04sazxf24"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3185952280.pdf","grobid_xml":"https://content.openalex.org/works/W3185952280.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W1971936677","https://openalex.org/W1975907171","https://openalex.org/W2022820501","https://openalex.org/W2098040113","https://openalex.org/W2100799944","https://openalex.org/W2105102111","https://openalex.org/W2113958750","https://openalex.org/W2119092821","https://openalex.org/W2139138768","https://openalex.org/W2158933924","https://openalex.org/W2161091390","https://openalex.org/W2215225666","https://openalex.org/W2319489345","https://openalex.org/W2528373198","https://openalex.org/W2733005606","https://openalex.org/W2754347129","https://openalex.org/W2760657028","https://openalex.org/W2800944932","https://openalex.org/W2911766774","https://openalex.org/W2999380330","https://openalex.org/W3006934256","https://openalex.org/W3015947796","https://openalex.org/W3016845424","https://openalex.org/W3033063901","https://openalex.org/W3039427525","https://openalex.org/W4252828742","https://openalex.org/W6688983438"],"related_works":["https://openalex.org/W63036740","https://openalex.org/W4238754064","https://openalex.org/W1494152240","https://openalex.org/W3185952280","https://openalex.org/W2079019992","https://openalex.org/W2340699851","https://openalex.org/W4293159259","https://openalex.org/W2188534734","https://openalex.org/W2903040985","https://openalex.org/W2546565930"],"abstract_inverted_index":{"Gain-cell":[0],"embedded":[1,11],"DRAM":[2],"(GC-eDRAM)":[3],"is":[4],"a":[5,49,54,83,97,105],"dense,":[6],"low":[7,15],"power":[8],"option":[9],"for":[10,63,71,122],"memory":[12,42,50,61,80,95,124],"implementation,":[13],"supporting":[14,89],"supply":[16],"voltages;":[17],"however,":[18],"it":[19],"suffers":[20],"from":[21],"limited":[22],"data":[23],"retention":[24],"time":[25],"(DRT)":[26],"and":[27],"requires":[28],"periodic":[29],"refresh":[30],"operations,":[31],"limiting":[32],"its":[33],"use":[34],"only":[35],"to":[36,81],"applications":[37],"that":[38,58],"can":[39],"tolerate":[40],"temporary":[41],"blockages.":[43],"In":[44],"this":[45],"work":[46],"we":[47],"propose":[48],"architecture":[51],"based":[52],"on":[53],"novel":[55],"refreshing":[56],"algorithm":[57],"provides":[59],"100%":[60],"availability":[62],"the":[64,79,93],"user,":[65],"resulting":[66,110],"in":[67,104,111],"no":[68],"performance":[69],"loss":[70],"any":[72],"possible":[73],"access":[74],"pattern.":[75],"This":[76],"approach":[77],"allows":[78],"have":[82],"standard":[84,119],"SRAM":[85,94,120],"interface":[86],"(\u201cvanilla":[87],"interface\u201d),":[88],"direct":[90],"replacement":[91],"of":[92],"with":[96,118],"GC-eDRAM":[98],"memory.":[99],"The":[100],"algorithm/architecture":[101],"was":[102],"implemented":[103],"65":[106],"nm":[107],"CMOS":[108],"technology":[109],"more":[112],"than":[113],"20%":[114],"area":[115],"reduction":[116],"compared":[117],"solutions,":[121],"large":[123],"implementations.":[125]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-05-06T08:25:59.206177","created_date":"2025-10-10T00:00:00"}