{"id":"https://openalex.org/W3176821810","doi":"https://doi.org/10.1109/access.2021.3092167","title":"A Survey of FPGA Logic Cell Designs in the Light of Emerging Technologies","display_name":"A Survey of FPGA Logic Cell Designs in the Light of Emerging Technologies","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3176821810","doi":"https://doi.org/10.1109/access.2021.3092167","mag":"3176821810"},"language":"en","primary_location":{"id":"doi:10.1109/access.2021.3092167","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3092167","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09464251.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09464251.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["Chair for Processor Design, Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103252531","display_name":"Pallab Nath","orcid":"https://orcid.org/0000-0001-7160-6745"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Pallab Nath","raw_affiliation_strings":["Chair for Processor Design, Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057138409","display_name":"Ansh Rupani","orcid":"https://orcid.org/0000-0003-2610-197X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ansh Rupani","raw_affiliation_strings":["Chair for Processor Design, Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068792760","display_name":"Santosh Kumar Vishvakarma","orcid":"https://orcid.org/0000-0003-4223-0077"},"institutions":[{"id":"https://openalex.org/I64295750","display_name":"Indian Institute of Technology Indore","ror":"https://ror.org/01hhf7w52","country_code":"IN","type":"education","lineage":["https://openalex.org/I64295750"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santosh Kumar Vishvakarma","raw_affiliation_strings":["Indian Institute of Technology Indore, Indore, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Indore, Indore, India","institution_ids":["https://openalex.org/I64295750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Chair for Processor Design, Technische Universit\u00e4t, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Processor Design, Technische Universit\u00e4t, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075349265"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1598,"currency":"EUR","value_usd":1723},"fwci":0.8127,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.71875695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"9","issue":null,"first_page":"91564","last_page":"91574"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8202427625656128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7179611921310425},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5906966328620911},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5716239213943481},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5254737138748169},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5236651301383972},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5146926045417786},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5082513689994812},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4955698251724243},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.45362725853919983},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4436265528202057},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4201418161392212},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37993431091308594},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3597983121871948},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2216358482837677},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14298281073570251},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10397633910179138}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8202427625656128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7179611921310425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5906966328620911},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5716239213943481},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5254737138748169},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5236651301383972},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5146926045417786},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5082513689994812},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4955698251724243},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.45362725853919983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4436265528202057},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4201418161392212},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37993431091308594},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3597983121871948},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2216358482837677},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14298281073570251},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10397633910179138},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2021.3092167","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3092167","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09464251.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:c1b47077550e41c184901e50d55eb6cd","is_oa":true,"landing_page_url":"https://doaj.org/article/c1b47077550e41c184901e50d55eb6cd","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 9, Pp 91564-91574 (2021)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2021.3092167","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3092167","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09464251.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6052429835","display_name":null,"funder_award_id":"(DFG)","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G762232396","display_name":null,"funder_award_id":"Project","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G821014536","display_name":null,"funder_award_id":"439891087","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3176821810.pdf","grobid_xml":"https://content.openalex.org/works/W3176821810.grobid-xml"},"referenced_works_count":73,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1563755196","https://openalex.org/W1670230100","https://openalex.org/W1753059432","https://openalex.org/W1967180584","https://openalex.org/W1969200114","https://openalex.org/W1977850862","https://openalex.org/W2000992449","https://openalex.org/W2001346321","https://openalex.org/W2006312753","https://openalex.org/W2009961237","https://openalex.org/W2016306973","https://openalex.org/W2028407134","https://openalex.org/W2040475153","https://openalex.org/W2045617353","https://openalex.org/W2047241543","https://openalex.org/W2050613984","https://openalex.org/W2055215434","https://openalex.org/W2059323493","https://openalex.org/W2061324695","https://openalex.org/W2077116387","https://openalex.org/W2078644645","https://openalex.org/W2080391538","https://openalex.org/W2082947990","https://openalex.org/W2083328379","https://openalex.org/W2090413838","https://openalex.org/W2092269452","https://openalex.org/W2095258817","https://openalex.org/W2097733820","https://openalex.org/W2098335003","https://openalex.org/W2102255233","https://openalex.org/W2106343578","https://openalex.org/W2112181056","https://openalex.org/W2113764809","https://openalex.org/W2129183345","https://openalex.org/W2131779457","https://openalex.org/W2133287836","https://openalex.org/W2135291096","https://openalex.org/W2135340605","https://openalex.org/W2136288682","https://openalex.org/W2138724413","https://openalex.org/W2139580250","https://openalex.org/W2141519923","https://openalex.org/W2146437820","https://openalex.org/W2156694126","https://openalex.org/W2162651880","https://openalex.org/W2166127884","https://openalex.org/W2167086449","https://openalex.org/W2315730973","https://openalex.org/W2322754293","https://openalex.org/W2468019634","https://openalex.org/W2560332530","https://openalex.org/W2563090476","https://openalex.org/W2584574128","https://openalex.org/W2595197904","https://openalex.org/W2607365186","https://openalex.org/W2613876246","https://openalex.org/W2614486420","https://openalex.org/W2744604280","https://openalex.org/W2772505288","https://openalex.org/W2773415365","https://openalex.org/W2789491226","https://openalex.org/W2789564496","https://openalex.org/W2799158414","https://openalex.org/W2945332216","https://openalex.org/W2970187632","https://openalex.org/W2994290403","https://openalex.org/W3147706417","https://openalex.org/W6637250897","https://openalex.org/W6637684068","https://openalex.org/W6651700774","https://openalex.org/W6672930468","https://openalex.org/W6675347859"],"related_works":["https://openalex.org/W2139569078","https://openalex.org/W1607849496","https://openalex.org/W1512285683","https://openalex.org/W2197466303","https://openalex.org/W2254425074","https://openalex.org/W4252227487","https://openalex.org/W2170504327","https://openalex.org/W4379115868","https://openalex.org/W2526300902","https://openalex.org/W2053477566"],"abstract_inverted_index":{"The":[0,80],"functional":[1,27],"component":[2],"for":[3],"an":[4],"FPGA":[5,64,137,171],"is":[6,21,72],"the":[7,25,59,93,132,150,157,169],"logic":[8,32,65,88,98],"element":[9],"which":[10,130,146],"enables":[11],"it":[12],"to":[13,15,24,49,167],"adapt":[14],"various":[16,84,136],"hardware":[17],"descriptions.":[18],"This":[19],"behavior":[20],"mostly":[22],"due":[23],"MUX-like":[26],"flexibility":[28],"provided":[29],"by":[30,95],"these":[31],"elements":[33],"or":[34],"cells.":[35],"However,":[36],"in":[37,92],"recent":[38],"years,":[39],"decelerating":[40],"transistor":[41,106],"sizing":[42],"as":[43],"per":[44],"Moore\u2019s":[45],"law":[46],"has":[47],"led":[48],"diminishing":[50],"power,":[51,126],"area":[52,129],"and":[53,86,105,128,139,161,165],"delay":[54,127],"returns":[55],"over":[56],"cost.":[57],"Hence,":[58],"idea":[60],"of":[61,135,152,159],"venturing":[62],"into":[63],"cell":[66,89],"designs":[67,90],"based":[68,122],"on":[69,123,144],"emerging":[70],"technologies":[71],"becoming":[73],"not":[74],"merely":[75],"attractive,":[76],"but":[77],"even":[78],"inescapable.":[79],"present":[81],"work":[82],"surveys":[83],"conventional":[85],"non-conventional":[87],"proposed":[91],"literature":[94],"identifying":[96],"four":[97],"design":[99],"families,":[100],"namely":[101],"LUT-based,":[102],"cone-based,":[103],"matrix/cluster-based":[104],"array-based.":[107],"We":[108,155],"then":[109],"carry":[110],"out":[111],"a":[112,119,141],"detailed":[113],"comparison":[114,121,143],"at":[115],"two":[116],"levels":[117],"-":[118],"quantitative":[120],"metrics":[124],"like":[125],"govern":[131],"overall":[133,170],"performance":[134],"architectures":[138,166],"secondly":[140],"qualitative":[142],"factors":[145],"are":[147],"important":[148],"considering":[149],"ease":[151],"mainstream":[153],"adoption.":[154],"highlight":[156],"importance":[158],"introducing":[160],"co-optimizing":[162],"novel":[163],"devices":[164],"maximize":[168],"performance.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}