{"id":"https://openalex.org/W3134009205","doi":"https://doi.org/10.1109/access.2021.3064378","title":"A Low Supply Voltage All-Digital Phase-Locked Loop With a Bootstrapped and Forward Interpolation Digitally Controlled Oscillator","display_name":"A Low Supply Voltage All-Digital Phase-Locked Loop With a Bootstrapped and Forward Interpolation Digitally Controlled Oscillator","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3134009205","doi":"https://doi.org/10.1109/access.2021.3064378","mag":"3134009205"},"language":"en","primary_location":{"id":"doi:10.1109/access.2021.3064378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3064378","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2021.3064378","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025566121","display_name":"Jen\u2010Chieh Liu","orcid":"https://orcid.org/0000-0002-7045-6586"},"institutions":[{"id":"https://openalex.org/I125934054","display_name":"National United University","ror":"https://ror.org/04twccc71","country_code":"TW","type":"education","lineage":["https://openalex.org/I125934054"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Chieh Liu","raw_affiliation_strings":["Department of Electrical Engineering, National United University, Miaoli, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-7045-6586","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National United University, Miaoli, Taiwan","institution_ids":["https://openalex.org/I125934054"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100360825","display_name":"Yuping Li","orcid":"https://orcid.org/0000-0003-2490-0436"},"institutions":[{"id":"https://openalex.org/I125934054","display_name":"National United University","ror":"https://ror.org/04twccc71","country_code":"TW","type":"education","lineage":["https://openalex.org/I125934054"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Ping Li","raw_affiliation_strings":["Department of Electrical Engineering, National United University, Miaoli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National United University, Miaoli, Taiwan","institution_ids":["https://openalex.org/I125934054"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I125934054"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.3216,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.51401858,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"9","issue":null,"first_page":"39717","last_page":"39726"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5736312866210938},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5727290511131287},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.45681723952293396},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.44343000650405884},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.4337432384490967},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4256576895713806},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3885675072669983},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3801718056201935},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.37437158823013306},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3724093735218048},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.354974627494812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20972010493278503},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12232184410095215}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5736312866210938},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5727290511131287},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.45681723952293396},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.44343000650405884},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.4337432384490967},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4256576895713806},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3885675072669983},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3801718056201935},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.37437158823013306},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3724093735218048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.354974627494812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20972010493278503},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12232184410095215},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2021.3064378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3064378","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:f539263e02bf484ca61e505427cb20c7","is_oa":true,"landing_page_url":"https://doaj.org/article/f539263e02bf484ca61e505427cb20c7","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 9, Pp 39717-39726 (2021)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2021.3064378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3064378","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1558242838","https://openalex.org/W1666349805","https://openalex.org/W1985765219","https://openalex.org/W1989043209","https://openalex.org/W1989484081","https://openalex.org/W1994261894","https://openalex.org/W1996829225","https://openalex.org/W2021980694","https://openalex.org/W2032875568","https://openalex.org/W2041627062","https://openalex.org/W2089328455","https://openalex.org/W2103309731","https://openalex.org/W2108185796","https://openalex.org/W2112009027","https://openalex.org/W2117781464","https://openalex.org/W2119932682","https://openalex.org/W2136138043","https://openalex.org/W2136750748","https://openalex.org/W2148375888","https://openalex.org/W2162504624","https://openalex.org/W2163061678","https://openalex.org/W2163630970","https://openalex.org/W2289831136","https://openalex.org/W2317713607","https://openalex.org/W2335929023","https://openalex.org/W2343944308","https://openalex.org/W2410273639","https://openalex.org/W2519022190","https://openalex.org/W2792720348","https://openalex.org/W2800181724","https://openalex.org/W2805046632","https://openalex.org/W2810207282","https://openalex.org/W2888787312","https://openalex.org/W2901281781","https://openalex.org/W2920664344","https://openalex.org/W3003987747","https://openalex.org/W3085612199","https://openalex.org/W3099426297"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W2141743053","https://openalex.org/W2109491806","https://openalex.org/W3095633856","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W2343144621"],"abstract_inverted_index":{"An":[0],"all-digital":[1],"phase-locked":[2],"loop":[3],"(ADPLL)":[4],"with":[5],"a":[6,33,80,90],"multiphase":[7,77],"digitally":[8],"controlled":[9],"oscillator":[10,26,42],"(DCO)":[11],"incorporating":[12],"the":[13,29,37,41,54,59,95,120,124],"bootstrapped":[14,24,55],"and":[15,64,79,94,107],"interpolated":[16,74],"schemes":[17],"is":[18,51],"proposed":[19],"in":[20,46,53,89],"this":[21],"paper.":[22],"The":[23,73,84,101],"ring":[25],"can":[27,43],"boost":[28],"output":[30],"voltage":[31],"to":[32,57],"higher":[34],"level":[35],"than":[36,132],"supply":[38],"voltage.":[39],"Thus,":[40],"be":[44],"operated":[45],"low-supply-voltage":[47],"applications.":[48],"MOS":[49],"varactor":[50],"used":[52],"capacitor":[56],"reduce":[58],"area":[60,97],"cost.":[61],"Circuit":[62],"analysis":[63],"simulated":[65],"verification":[66],"were":[67,130],"performed":[68],"for":[69],"an":[70],"optimized":[71],"design.":[72],"DCO":[75],"has":[76],"outputs":[78],"high":[81],"operating":[82],"frequency.":[83],"test":[85],"chip":[86],"was":[87],"implemented":[88],"90-nm":[91],"CMOS":[92],"process,":[93],"core":[96],"was$60\\times":[98],"117\\,\\,\\mu":[99],"\\text{m}^{2}$.":[100],"power":[102],"consumptions":[103],"at":[104],"1160":[105],"MHz":[106,109],"20":[108],"were$912.6~\\mu":[110],"\\text{W}$(at":[111,115],"0.6":[112],"V)":[113],"and$2.94~\\mu":[114],"0.2":[116],"V),":[117],"respectively.":[118],"In":[119],"worst-case":[121],"jitter":[122],"performance,":[123],"root":[125],"mean":[126],"square":[127],"(RMS)":[128],"jitters":[129],"less":[131],"0.42%.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}