{"id":"https://openalex.org/W3129849039","doi":"https://doi.org/10.1109/access.2021.3059941","title":"Towards Test-Driven Development for FPGA-Based Modules Across Abstraction Levels","display_name":"Towards Test-Driven Development for FPGA-Based Modules Across Abstraction Levels","publication_year":2021,"publication_date":"2021-01-01","ids":{"openalex":"https://openalex.org/W3129849039","doi":"https://doi.org/10.1109/access.2021.3059941","mag":"3129849039"},"language":"en","primary_location":{"id":"doi:10.1109/access.2021.3059941","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3059941","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09355128.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09355128.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075155656","display_name":"Juli\u00e1n Caba","orcid":"https://orcid.org/0000-0002-7641-4643"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julian Caba","raw_affiliation_strings":["School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain"],"raw_orcid":"https://orcid.org/0000-0002-7641-4643","affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061032213","display_name":"Fernando Rinc\u00f3n","orcid":"https://orcid.org/0000-0003-4688-8650"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Fernando Rincon","raw_affiliation_strings":["School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain"],"raw_orcid":"https://orcid.org/0000-0003-4688-8650","affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083846340","display_name":"Jes\u00fas Barba","orcid":"https://orcid.org/0000-0003-1931-3245"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jesus Barba","raw_affiliation_strings":["School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain"],"raw_orcid":"https://orcid.org/0000-0003-1931-3245","affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057345586","display_name":"Jos\u00e9 Antonio de la Torre","orcid":"https://orcid.org/0000-0002-3188-4633"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose A. De La Torre","raw_affiliation_strings":["School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain"],"raw_orcid":"https://orcid.org/0000-0002-3188-4633","affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015256623","display_name":"Julio Dondo","orcid":"https://orcid.org/0000-0002-9983-4739"},"institutions":[{"id":"https://openalex.org/I73822459","display_name":"National University of San Luis","ror":"https://ror.org/00mczdx43","country_code":"AR","type":"education","lineage":["https://openalex.org/I73822459"]}],"countries":["AR"],"is_corresponding":false,"raw_author_name":"Julio Dondo","raw_affiliation_strings":["School of Electrical Engineering, National University of San Luis, San Luis, Argentina"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, National University of San Luis, San Luis, Argentina","institution_ids":["https://openalex.org/I73822459"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100768991","display_name":"Juan Carlos L\u00f3pez","orcid":"https://orcid.org/0000-0002-7372-1568"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan C. Lopez","raw_affiliation_strings":["School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain"],"raw_orcid":"https://orcid.org/0000-0002-7372-1568","affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.9078,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69763323,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"9","issue":null,"first_page":"31581","last_page":"31594"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7720917463302612},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6246164441108704},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6192893981933594},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.544527530670166},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4915226399898529},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4804820120334625},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45412367582321167},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4504205286502838},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43579763174057007},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4334490895271301},{"id":"https://openalex.org/keywords/embedded-software","display_name":"Embedded software","score":0.4193223714828491},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4148483872413635},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4034700095653534},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17627206444740295},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12754079699516296}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7720917463302612},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6246164441108704},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6192893981933594},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.544527530670166},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4915226399898529},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4804820120334625},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45412367582321167},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4504205286502838},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43579763174057007},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4334490895271301},{"id":"https://openalex.org/C154488198","wikidata":"https://www.wikidata.org/wiki/Q1335007","display_name":"Embedded software","level":3,"score":0.4193223714828491},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4148483872413635},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4034700095653534},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17627206444740295},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12754079699516296}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2021.3059941","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3059941","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09355128.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:a048944f4a1149638571b6947abd8349","is_oa":true,"landing_page_url":"https://doaj.org/article/a048944f4a1149638571b6947abd8349","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 9, Pp 31581-31594 (2021)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2021.3059941","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2021.3059941","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/9312710/09355128.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3129849039.pdf","grobid_xml":"https://content.openalex.org/works/W3129849039.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W1507539036","https://openalex.org/W1550280164","https://openalex.org/W1978408137","https://openalex.org/W1989778348","https://openalex.org/W2059150015","https://openalex.org/W2104836268","https://openalex.org/W2107899555","https://openalex.org/W2121270693","https://openalex.org/W2129005287","https://openalex.org/W2129481193","https://openalex.org/W2141463825","https://openalex.org/W2155909900","https://openalex.org/W2156499539","https://openalex.org/W2161969291","https://openalex.org/W2166029537","https://openalex.org/W2552109100","https://openalex.org/W2599461628","https://openalex.org/W2604138444","https://openalex.org/W2745235995","https://openalex.org/W3148637108","https://openalex.org/W4250539835","https://openalex.org/W4253345811","https://openalex.org/W6665411638","https://openalex.org/W6683195904"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W1996984607","https://openalex.org/W2975035977","https://openalex.org/W2548514518","https://openalex.org/W2159088510","https://openalex.org/W2170029576","https://openalex.org/W2059569687","https://openalex.org/W2146455550","https://openalex.org/W2082608515","https://openalex.org/W2537443402"],"abstract_inverted_index":{"High-Level":[0],"Synthesis":[1],"(HLS)":[2],"tools":[3,57,166,200],"help":[4],"engineers":[5],"to":[6,115,148],"deal":[7],"with":[8,203],"the":[9,32,43,52,69,73,96,133,141,149,154,160,187,194,204],"complexity":[10],"of":[11,20,35,72,92,118,151,172,186],"building":[12],"heterogeneous":[13],"embedded":[14],"systems":[15],"that":[16],"make":[17],"it":[18,64],"use":[19],"reconfigurable":[21,105],"technology.":[22],"Also,":[23],"HLS":[24,56],"opens":[25],"up":[26],"a":[27,79,111,119,170,183],"way":[28],"for":[29,58,88,140,177],"introducing,":[30],"into":[31,159],"development":[33],"flow":[34,164],"custom":[36],"hardware":[37,80],"components,":[38],"techniques":[39],"well":[40],"known":[41],"in":[42],"software":[44],"industry":[45],"such":[46],"as":[47,85],"Test-Driven":[48],"Development":[49],"(TDD).":[50],"However,":[51],"support":[53],"provided":[54],"by":[55,94,169,198,208],"verification":[59,91,150,188],"activities":[60],"is":[61,65,83,167],"limited,":[62],"and":[63,146,165,190],"usually":[66],"focused":[67],"on":[68,104],"initial":[70],"steps":[71],"design":[74,163],"process.":[75],"In":[76],"this":[77,178],"paper,":[78],"testing":[81],"framework":[82],"introduced":[84],"an":[86],"enabler":[87],"effortless":[89],"on-board":[90,205],"components":[93],"applying":[95],"Unit":[97],"Testing":[98],"Paradigm":[99],"and,":[100],"hence,":[101],"realizing":[102],"TDD":[103],"hardware.":[106],"The":[107],"proposed":[108],"solution":[109,136],"comprises":[110],"hardware/software":[112],"introspection":[113],"infrastructure":[114],"verify":[116],"modules":[117],"system":[120],"at":[121],"different":[122],"stages,":[123],"spawning":[124],"multiple":[125],"abstraction":[126],"levels":[127],"without":[128],"extra":[129],"effort":[130],"nor":[131],"redesigning":[132],"component.":[134],"Our":[135],"has":[137],"been":[138],"implemented":[139],"Xilinx":[142,161,199],"ZynQ":[143],"FPGA-SoC":[144],"architecture":[145],"applied":[147],"C-kernels":[152],"within":[153],"CHStone":[155],"Benchmark.":[156],"Effortless":[157],"integration":[158],"Vivado":[162],"supported":[168],"set":[171],"automatic":[173],"generation":[174],"scripts":[175],"developed":[176],"end.":[179],"Experimental":[180],"results":[181],"show":[182],"considerable":[184],"speedup":[185],"time":[189],"unveils":[191],"inaccuracies":[192],"concerning":[193],"co-simulation":[195],"estimation":[196],"obtained":[197],"when":[201],"compared":[202],"latency":[206],"measured":[207],"our":[209],"framework.":[210]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}