{"id":"https://openalex.org/W3096601312","doi":"https://doi.org/10.1109/access.2020.3036541","title":"An Integrated Approach and Tool Support for the Design of FPGA-Based Multi-Grain Reconfigurable Systems","display_name":"An Integrated Approach and Tool Support for the Design of FPGA-Based Multi-Grain Reconfigurable Systems","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3096601312","doi":"https://doi.org/10.1109/access.2020.3036541","mag":"3096601312"},"language":"en","primary_location":{"id":"doi:10.1109/access.2020.3036541","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.3036541","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09250545.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09250545.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008750317","display_name":"Rafael Zamacola","orcid":"https://orcid.org/0000-0003-4984-9219"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Rafael Zamacola","raw_affiliation_strings":["Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049132754","display_name":"A. Otero","orcid":"https://orcid.org/0000-0003-4995-7009"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Andres Otero","raw_affiliation_strings":["Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081601960","display_name":"Alberto Garc\u00eda Mart\u00ednez","orcid":"https://orcid.org/0000-0001-5740-1321"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alberto Garcia","raw_affiliation_strings":["Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018537955","display_name":"Eduardo de la Torre","orcid":"https://orcid.org/0000-0001-5697-0573"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eduardo De La Torre","raw_affiliation_strings":["Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Centro de Electr\u00f3nica Industrial, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008750317"],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.4685,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62076301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"8","issue":null,"first_page":"202133","last_page":"202152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9386715888977051},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9152200222015381},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.801109790802002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7787227630615234},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.7563968896865845},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7044560313224792},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5900253057479858},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5691757798194885},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5182178616523743},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.43610039353370667},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3224857747554779},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08527123928070068}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9386715888977051},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9152200222015381},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.801109790802002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7787227630615234},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.7563968896865845},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7044560313224792},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5900253057479858},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5691757798194885},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5182178616523743},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.43610039353370667},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3224857747554779},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08527123928070068},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2020.3036541","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.3036541","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09250545.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:1b8de5d400cf4c139fc58bb27905de50","is_oa":true,"landing_page_url":"https://doaj.org/article/1b8de5d400cf4c139fc58bb27905de50","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 8, Pp 202133-202152 (2020)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2020.3036541","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.3036541","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09250545.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G1501566821","display_name":null,"funder_award_id":"732105(CERBERO Project)","funder_id":"https://openalex.org/F4320337669","funder_display_name":"H2020 European Institute of Innovation and Technology"},{"id":"https://openalex.org/G2239286080","display_name":null,"funder_award_id":"TEC2017-86722-C4-2-R","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320337669","display_name":"H2020 European Institute of Innovation and Technology","ror":"https://ror.org/036dxts37"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3096601312.pdf","grobid_xml":"https://content.openalex.org/works/W3096601312.grobid-xml"},"referenced_works_count":49,"referenced_works":["https://openalex.org/W1494778468","https://openalex.org/W1531086201","https://openalex.org/W1621597718","https://openalex.org/W1631634011","https://openalex.org/W1659609664","https://openalex.org/W2015780963","https://openalex.org/W2045044674","https://openalex.org/W2048944807","https://openalex.org/W2064514610","https://openalex.org/W2067433136","https://openalex.org/W2071696716","https://openalex.org/W2072732050","https://openalex.org/W2075397577","https://openalex.org/W2076375531","https://openalex.org/W2081381252","https://openalex.org/W2082357078","https://openalex.org/W2093774917","https://openalex.org/W2096132155","https://openalex.org/W2097776223","https://openalex.org/W2113481887","https://openalex.org/W2128492110","https://openalex.org/W2132637914","https://openalex.org/W2133027790","https://openalex.org/W2139315644","https://openalex.org/W2158203472","https://openalex.org/W2158824786","https://openalex.org/W2163916557","https://openalex.org/W2168052613","https://openalex.org/W2172119162","https://openalex.org/W2183064252","https://openalex.org/W2282038838","https://openalex.org/W2309268518","https://openalex.org/W2588101650","https://openalex.org/W2588411405","https://openalex.org/W2612354329","https://openalex.org/W2745911064","https://openalex.org/W2759943396","https://openalex.org/W2765683637","https://openalex.org/W2772459458","https://openalex.org/W2808484818","https://openalex.org/W2808743727","https://openalex.org/W2891850026","https://openalex.org/W2913355112","https://openalex.org/W2952622653","https://openalex.org/W2963292517","https://openalex.org/W3025231643","https://openalex.org/W6637127131","https://openalex.org/W6674897752","https://openalex.org/W6745470791"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W2096417281","https://openalex.org/W25204318","https://openalex.org/W2077035242","https://openalex.org/W2138895528","https://openalex.org/W3042643149","https://openalex.org/W2056979595","https://openalex.org/W1999203047","https://openalex.org/W3201977823","https://openalex.org/W2362203107"],"abstract_inverted_index":{"Dynamic":[0],"partial":[1],"reconfiguration":[2,165,192],"technique":[3],"can":[4,242],"be":[5],"used":[6],"to":[7,58,79,120,166,202,238],"modify":[8],"regions":[9,47],"of":[10,41,48,64,84,103,106,143,169,214],"an":[11,96],"FPGA":[12,28],"as":[13,15,21,23,88,112,149],"large":[14,46],"the":[16,39,49,60,85,101,123,128,134,144,204,210,228],"whole":[17],"reconfigurable":[18,43,135,245],"fabric":[19],"or":[20,91],"small":[22],"individual":[24,81],"logic":[25,82],"elements.":[26],"However,":[27],"manufacturers":[29],"have":[30,235],"focused":[31],"their":[32],"efforts":[33],"on":[34,173],"designing":[35],"tools":[36,162],"that":[37,99,125,184],"support":[38,189],"design":[40,220],"monolithic":[42],"accelerators":[44,104],"spanning":[45],"device.":[50],"Nevertheless,":[51],"in":[52,193,212,227],"some":[53],"applications,":[54],"it":[55,76,117],"is":[56,77,94,118],"enough":[57],"fine-tune":[59],"accelerators'":[61],"behavior":[62],"instead":[63],"changing":[65],"them":[66,148],"entirely.":[67],"In":[68,114],"these":[69],"cases,":[70],"rather":[71],"than":[72],"allocating":[73],"new":[74],"accelerators,":[75],"possible":[78,119],"reconfigure":[80,121],"elements":[83],"circuit,":[86],"such":[87,111],"look-up":[89],"tables":[90],"flip-flops.":[92],"There":[93,156],"also":[95],"intermediate":[97],"approach":[98],"targets":[100],"reconfigurability":[102],"composed":[105],"several":[107],"tightly":[108],"interconnected":[109],"modules,":[110],"overlays.":[113],"those":[115],"architectures,":[116],"only":[122],"modules":[124],"differ":[126],"between":[127],"existing":[129],"accelerator":[130],"versions,":[131],"thus":[132],"reducing":[133],"footprint":[136],"granularity.":[137],"This":[138],"article":[139,178],"proposes":[140,179],"a":[141,180],"classification":[142],"approaches":[145],"above,":[146],"categorizing":[147],"coarse,":[150],"fine,":[151],"and":[152,187,216,221,231],"medium":[153],"grain,":[154],"respectively.":[155],"are":[157,200],"neither":[158],"commercial":[159,174],"nor":[160],"academic":[161],"supporting":[163],"multi-grain":[164,191,244],"take":[167],"advantage":[168],"each":[170],"granularity":[171,206],"strength":[172],"FPGAs.":[175,197],"Differently,":[176],"this":[177],"tool":[181],"called":[182],"IMPRESS,":[183],"provides":[185],"design-time":[186],"run-time":[188,222],"for":[190],"Xilinx":[194],"7":[195],"Series":[196],"Specific":[198],"criteria":[199],"provided":[201],"combine":[203],"different":[205,219],"levels,":[207],"trading":[208],"off":[209],"benefits":[211],"terms":[213],"flexibility":[215],"performance,":[217],"with":[218],"costs.":[223],"Two":[224],"use":[225],"cases":[226],"image":[229],"processing":[230],"neural":[232],"network":[233],"domains":[234],"been":[236],"implemented":[237],"show":[239],"how":[240],"IMPRESS":[241],"build":[243],"systems.":[246]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-14T08:43:22.919905","created_date":"2025-10-10T00:00:00"}