{"id":"https://openalex.org/W3083979129","doi":"https://doi.org/10.1109/access.2020.3022027","title":"Fine-Grained Defect Diagnosis for CMOL FPGA Circuits","display_name":"Fine-Grained Defect Diagnosis for CMOL FPGA Circuits","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3083979129","doi":"https://doi.org/10.1109/access.2020.3022027","mag":"3083979129"},"language":"en","primary_location":{"id":"doi:10.1109/access.2020.3022027","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.3022027","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09187214.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09187214.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091548949","display_name":"Jihye Kim","orcid":"https://orcid.org/0000-0002-9362-0836"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jihye Kim","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-9362-0836","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100782289","display_name":"Hayoung Lee","orcid":"https://orcid.org/0000-0002-6868-0829"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Lee","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6868-0829","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008209317","display_name":"Seokjun Jang","orcid":"https://orcid.org/0000-0002-3221-5773"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seokjun Jang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7093-2095","affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08383361,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"163140","last_page":"163151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.817736029624939},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7959479093551636},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7638429999351501},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7271323204040527},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5426192879676819},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5041431188583374},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4810676574707031},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47574377059936523},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.43418222665786743},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37080106139183044},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2611408233642578},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.225105881690979}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.817736029624939},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7959479093551636},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7638429999351501},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7271323204040527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5426192879676819},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5041431188583374},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4810676574707031},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47574377059936523},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43418222665786743},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37080106139183044},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2611408233642578},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.225105881690979}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2020.3022027","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.3022027","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09187214.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:84abd2cf0b8348d7913ccd5dd5c0feef","is_oa":true,"landing_page_url":"https://doaj.org/article/84abd2cf0b8348d7913ccd5dd5c0feef","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 8, Pp 163140-163151 (2020)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2020.3022027","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.3022027","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09187214.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G2042202730","display_name":null,"funder_award_id":"2019R1A2C3011079","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320328359","display_name":"Ministry of Science and ICT, South Korea","ror":"https://ror.org/01wpjm123"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3083979129.pdf","grobid_xml":"https://content.openalex.org/works/W3083979129.grobid-xml"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W58973484","https://openalex.org/W316710181","https://openalex.org/W1571889683","https://openalex.org/W1978746872","https://openalex.org/W2083312428","https://openalex.org/W2098021226","https://openalex.org/W2102230032","https://openalex.org/W2105296011","https://openalex.org/W2110114930","https://openalex.org/W2116775565","https://openalex.org/W2121382270","https://openalex.org/W2123494278","https://openalex.org/W2128181612","https://openalex.org/W2137249916","https://openalex.org/W2139399616","https://openalex.org/W2145341706","https://openalex.org/W2147004330","https://openalex.org/W2151632814","https://openalex.org/W2152917939","https://openalex.org/W2154130651","https://openalex.org/W2156146865","https://openalex.org/W2162566478","https://openalex.org/W2163407804","https://openalex.org/W2769561581","https://openalex.org/W2782172289","https://openalex.org/W2793595879","https://openalex.org/W4237843086","https://openalex.org/W6602348506","https://openalex.org/W6676684022"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"Nanotechnology":[0],"is":[1,120],"an":[2],"important":[3,28],"technological":[4],"alternative":[5],"to":[6,94,127],"overcome":[7],"the":[8,55,68,88,96,116],"limitations":[9],"of":[10,57,70,87],"complementary":[11],"metal-oxide-semiconductor":[12],"(CMOS)":[13],"technology.":[14],"Various":[15],"circuit":[16,39,51,81],"implementation":[17],"methods":[18,66,83],"based":[19],"on":[20,63],"nanotechnology":[21],"have":[22],"been":[23],"proposed,":[24],"and":[25,35,59,105,132],"their":[26],"most":[27],"characteristics":[29],"are":[30,48,74,92,109],"a":[31],"high":[32],"defect":[33,36,64,85],"ratio":[34],"tolerance":[37],"through":[38],"reconfiguration.":[40],"CMOS-nanowire-MOLecular":[41],"(CMOL)":[42],"field-programmable":[43],"gate":[44],"array":[45],"(FPGA)":[46],"circuits":[47,73,91],"advanced":[49],"logic":[50],"structures":[52],"that":[53,114],"combine":[54],"advantages":[56],"CMOS":[58],"nanotechnology.":[60],"However,":[61],"researches":[62],"diagnosis":[65,86,99,119],"for":[67,84,101,122],"reconfiguration":[69],"CMOL":[71,89,123],"FPGA":[72,90],"barely":[75],"conducted.":[76],"In":[77],"this":[78],"paper,":[79],"efficient":[80],"configuration":[82],"proposed":[93,117],"address":[95],"problem.":[97],"Also,":[98],"algorithms":[100],"both":[102],"stuck-at":[103,106,129,136],"open":[104,130],"close":[107,137],"defects":[108,131],"introduced.":[110],"Experimental":[111],"results":[112],"show":[113],"with":[115,125],"methods,":[118],"possible":[121],"fabrics":[124],"up":[126],"20%":[128],"0.02%":[133],"or":[134],"more":[135],"defects.":[138]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}