{"id":"https://openalex.org/W3016492435","doi":"https://doi.org/10.1109/access.2020.2991038","title":"spiNNlink: FPGA-Based Interconnect for the Million-Core SpiNNaker System","display_name":"spiNNlink: FPGA-Based Interconnect for the Million-Core SpiNNaker System","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3016492435","doi":"https://doi.org/10.1109/access.2020.2991038","mag":"3016492435"},"language":"en","primary_location":{"id":"doi:10.1109/access.2020.2991038","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2991038","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09079810.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09079810.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015816826","display_name":"Luis A. Plana","orcid":"https://orcid.org/0000-0002-6113-3929"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Luis A. Plana","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053098822","display_name":"Jim Garside","orcid":"https://orcid.org/0000-0001-8812-4742"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jim Garside","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061437221","display_name":"Jonathan Heathcote","orcid":null},"institutions":[{"id":"https://openalex.org/I54459138","display_name":"University of Salford","ror":"https://ror.org/01tmqtf75","country_code":"GB","type":"education","lineage":["https://openalex.org/I54459138"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jonathan Heathcote","raw_affiliation_strings":["BBC Research and Development, Salford, U.K"],"affiliations":[{"raw_affiliation_string":"BBC Research and Development, Salford, U.K","institution_ids":["https://openalex.org/I54459138"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024526139","display_name":"Jeffrey Pepper","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jeffrey Pepper","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047132316","display_name":"Steve Temple","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Steve Temple","raw_affiliation_strings":["Mindtrace, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Mindtrace, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032164032","display_name":"Simon Davidson","orcid":"https://orcid.org/0000-0001-5385-442X"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Simon Davidson","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026069638","display_name":"Mikel Luj\u00e1n","orcid":"https://orcid.org/0000-0002-0842-1083"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mikel Lujan","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Steve Furber","raw_affiliation_strings":["Department of Computer Science, The University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, The University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5015816826"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":1.6637,"has_fulltext":true,"cited_by_count":21,"citation_normalized_percentile":{"value":0.83898507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"8","issue":null,"first_page":"84918","last_page":"84928"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8086411952972412},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7055591940879822},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6728986501693726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5837665796279907},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5130123496055603},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.5090184211730957},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45123347640037537},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4443938136100769},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4336444139480591},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42986077070236206},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4106609523296356},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3274034261703491},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24461033940315247},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1644086241722107}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8086411952972412},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7055591940879822},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6728986501693726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5837665796279907},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5130123496055603},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.5090184211730957},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45123347640037537},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4443938136100769},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4336444139480591},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42986077070236206},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4106609523296356},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3274034261703491},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24461033940315247},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1644086241722107},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/access.2020.2991038","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2991038","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09079810.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire/6fa8e33e-edd5-4224-b0a9-efeb658e6bc3","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/6fa8e33e-edd5-4224-b0a9-efeb658e6bc3","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Plana, L A, Garside, J, Heathcote, J, Pepper, J, Temple, S, Davidson, S, Luj\u00e1n, M & Furber, S 2020, 'spiNNlink: FPGA-Based Interconnect for the Million-Core SpiNNaker System', IEEE Access, vol. 8, 9079810, pp. 84918-84928. https://doi.org/10.1109/ACCESS.2020.2991038","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:doaj.org/article:c7e097fcb4c346c082717be5bacebab6","is_oa":true,"landing_page_url":"https://doaj.org/article/c7e097fcb4c346c082717be5bacebab6","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 8, Pp 84918-84928 (2020)","raw_type":"article"},{"id":"pmh:oai:pure.atira.dk:publications/6fa8e33e-edd5-4224-b0a9-efeb658e6bc3","is_oa":true,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/spinnlink-fpgabased-interconnect-for-the-millioncore-spinnaker-system(6fa8e33e-edd5-4224-b0a9-efeb658e6bc3).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"doi:10.1109/access.2020.2991038","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2991038","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09079810.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[{"id":"https://openalex.org/G177484282","display_name":null,"funder_award_id":"FP7/2007-2013","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G2513151266","display_name":null,"funder_award_id":"EP/R026084","funder_id":"https://openalex.org/F4320314731","funder_display_name":"UK Research and Innovation"},{"id":"https://openalex.org/G2811095472","display_name":"Biologically-Inspired Massively Parallel Architectures - computing beyond a million processors","funder_award_id":"EP/G015740/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2876104676","display_name":"A scalable chip multiprocessor for large-scale neural simulation","funder_award_id":"EP/D07908X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2898516364","display_name":null,"funder_award_id":"EP/R026084","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G3110165978","display_name":null,"funder_award_id":"FP7-604102","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G3149985778","display_name":null,"funder_award_id":"785907","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G323116497","display_name":null,"funder_award_id":"EP/G015740/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G3309458847","display_name":null,"funder_award_id":"EP/D07908X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G5045220161","display_name":null,"funder_award_id":"H2020","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G5193558347","display_name":null,"funder_award_id":"720270","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G6133111771","display_name":null,"funder_award_id":"604102","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G638570000","display_name":null,"funder_award_id":"ERC/(FP7/2007-2013)/320689","funder_id":"https://openalex.org/F4320334678","funder_display_name":"European Research Council"},{"id":"https://openalex.org/G6465377262","display_name":"Robotics and Artificial Intelligence for Nuclear (RAIN)","funder_award_id":"EP/R026084/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6607577419","display_name":null,"funder_award_id":"785907","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G6732448074","display_name":null,"funder_award_id":"EP/R026084/1","funder_id":"https://openalex.org/F4320314731","funder_display_name":"UK Research and Innovation"},{"id":"https://openalex.org/G7910315807","display_name":null,"funder_award_id":"72027","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"},{"id":"https://openalex.org/G8452545418","display_name":null,"funder_award_id":"unknown","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320314731","display_name":"UK Research and Innovation","ror":"https://ror.org/001aqnf71"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"},{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3016492435.pdf","grobid_xml":"https://content.openalex.org/works/W3016492435.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W1493716264","https://openalex.org/W1972827198","https://openalex.org/W1999082644","https://openalex.org/W2070426513","https://openalex.org/W2102397476","https://openalex.org/W2109369875","https://openalex.org/W2153041354","https://openalex.org/W2161311656","https://openalex.org/W2289449989","https://openalex.org/W2581403420","https://openalex.org/W2746306960","https://openalex.org/W2758723343","https://openalex.org/W2974488061","https://openalex.org/W2983067551","https://openalex.org/W6629612673","https://openalex.org/W6732741650","https://openalex.org/W6744593677"],"related_works":["https://openalex.org/W4312120449","https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2519428907","https://openalex.org/W1966325333"],"abstract_inverted_index":{"SpiNNaker":[0,33,64,68,108,129],"is":[1,50],"a":[2,43,96,136,153],"massively-parallel":[3,62],"computer":[4],"system":[5,21],"optimized":[6],"for":[7,56],"the":[8,53,61,83,87,92,104,111,123,144],"simulation,":[9],"in":[10],"real":[11],"time,":[12],"of":[13,17,23,36,82,86,91,106,125,139],"very":[14],"large":[15],"networks":[16],"spiking":[18],"neurons.":[19],"The":[20,48],"consists":[22],"over":[24,31,110],"1":[25],"million,":[26],"energy-efficient":[27],"ARM":[28],"cores":[29,40],"distributed":[30],"57,600":[32],"chips,":[34,69],"each":[35],"which":[37],"contains":[38],"18":[39],"interconnected":[41],"by":[42],"neurobiologically-inspired,":[44],"asynchronous":[45,107,127],"(clock-less)":[46],"Network-on-Chip.":[47],"NoC":[49],"extended":[51],"to":[52],"chip":[54,118],"boundary":[55],"chip-to-chip":[57],"communication.":[58],"To":[59],"construct":[60],"system,":[63],"boards,":[65],"housing":[66],"48":[67],"are":[70],"connected":[71],"together":[72],"using":[73,158],"FPGA-based,":[74],"high-speed":[75],"serial":[76,112],"links.":[77],"This":[78],"paper":[79],"presents":[80],"some":[81],"novel":[84],"aspects":[85],"design":[88],"and":[89,114,142],"implementation":[90],"bespoke":[93],"interconnect,":[94],"including":[95],"credit-based,":[97],"reliable":[98],"frame":[99],"transport":[100],"protocol":[101],"that":[102,120],"allows":[103],"multiplexing":[105],"channels":[109],"links,":[113],"an":[115],"efficient":[116],"FPGA-to-SpiNNaker":[117],"interface":[119],"provides":[121,135],"twice":[122],"throughput":[124],"traditional":[126],"interfaces.":[128],"houses":[130],"3,600":[131],"Xilinx":[132],"Spartan-6":[133],"FPGAs,":[134],"bisection":[137],"bandwidth":[138],"480":[140],"Gbit/s,":[141],"ran":[143],"first-ever,":[145],"true":[146],"real-time":[147],"brain":[148],"cortical":[149],"simulation":[150],"[1]":[151],"-":[152],"feat":[154],"not":[155],"currently":[156],"achievable":[157],"conventional":[159],"HPCs":[160],"or":[161],"GPUs.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}