{"id":"https://openalex.org/W3012257206","doi":"https://doi.org/10.1109/access.2020.2981540","title":"Packet Processing Architecture Using Last-Level-Cache Slices and Interleaved 3D-Stacked DRAM","display_name":"Packet Processing Architecture Using Last-Level-Cache Slices and Interleaved 3D-Stacked DRAM","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3012257206","doi":"https://doi.org/10.1109/access.2020.2981540","mag":"3012257206"},"language":"en","primary_location":{"id":"doi:10.1109/access.2020.2981540","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2981540","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09039620.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09039620.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012387657","display_name":"Tomohiro Korikawa","orcid":"https://orcid.org/0000-0003-4060-0396"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomohiro Korikawa","raw_affiliation_strings":["Network Service Systems Laboratories, NTT Corporation, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0003-4060-0396","affiliations":[{"raw_affiliation_string":"Network Service Systems Laboratories, NTT Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045375143","display_name":"Akio Kawabata","orcid":"https://orcid.org/0000-0001-6254-2073"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akio Kawabata","raw_affiliation_strings":["Network Service Systems Laboratories, NTT Corporation, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0001-6254-2073","affiliations":[{"raw_affiliation_string":"Network Service Systems Laboratories, NTT Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048011832","display_name":"Fujun He","orcid":"https://orcid.org/0000-0002-2860-2930"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]},{"id":"https://openalex.org/I39012071","display_name":"Kyoto College of Graduate Studies for Informatics","ror":"https://ror.org/05mzj8a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I39012071"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Fujun He","raw_affiliation_strings":["Graduate School of Informatics, Kyoto University, Kyoto, Japan"],"raw_orcid":"https://orcid.org/0000-0002-2860-2930","affiliations":[{"raw_affiliation_string":"Graduate School of Informatics, Kyoto University, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242","https://openalex.org/I39012071"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047825950","display_name":"Eiji Oki","orcid":"https://orcid.org/0000-0003-2177-5027"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]},{"id":"https://openalex.org/I39012071","display_name":"Kyoto College of Graduate Studies for Informatics","ror":"https://ror.org/05mzj8a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I39012071"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Eiji Oki","raw_affiliation_strings":["Graduate School of Informatics, Kyoto University, Kyoto, Japan"],"raw_orcid":"https://orcid.org/0000-0003-2177-5027","affiliations":[{"raw_affiliation_string":"Graduate School of Informatics, Kyoto University, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242","https://openalex.org/I39012071"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.671,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7252487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"8","issue":null,"first_page":"59290","last_page":"59304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8481453657150269},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5384793877601624},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5313431024551392},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48986026644706726},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.48066747188568115},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.46593374013900757},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.45418277382850647},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4472426772117615},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4470132887363434},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.445954829454422},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4268866181373596},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4253135919570923},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4183926582336426},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3476139307022095},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.32739901542663574},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.276100754737854},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2650787830352783}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8481453657150269},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5384793877601624},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5313431024551392},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48986026644706726},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.48066747188568115},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.46593374013900757},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.45418277382850647},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4472426772117615},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4470132887363434},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.445954829454422},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4268866181373596},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4253135919570923},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4183926582336426},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3476139307022095},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.32739901542663574},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.276100754737854},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2650787830352783}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2020.2981540","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2981540","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09039620.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:c358df97d6e64c0aaa91a52e28c3602e","is_oa":true,"landing_page_url":"https://doaj.org/article/c358df97d6e64c0aaa91a52e28c3602e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 8, Pp 59290-59304 (2020)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2020.2981540","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2981540","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09039620.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3012257206.pdf","grobid_xml":"https://content.openalex.org/works/W3012257206.grobid-xml"},"referenced_works_count":62,"referenced_works":["https://openalex.org/W1896229833","https://openalex.org/W1941458583","https://openalex.org/W1954144304","https://openalex.org/W1970799414","https://openalex.org/W2038389585","https://openalex.org/W2065562952","https://openalex.org/W2070525241","https://openalex.org/W2075096358","https://openalex.org/W2086112773","https://openalex.org/W2092113852","https://openalex.org/W2093788028","https://openalex.org/W2096860342","https://openalex.org/W2098936225","https://openalex.org/W2100901045","https://openalex.org/W2111616126","https://openalex.org/W2112053513","https://openalex.org/W2118703320","https://openalex.org/W2121021091","https://openalex.org/W2147291108","https://openalex.org/W2147505015","https://openalex.org/W2151062909","https://openalex.org/W2154695439","https://openalex.org/W2156094106","https://openalex.org/W2161047342","https://openalex.org/W2161511909","https://openalex.org/W2165071399","https://openalex.org/W2169865228","https://openalex.org/W2180987110","https://openalex.org/W2210325884","https://openalex.org/W2293941351","https://openalex.org/W2342496780","https://openalex.org/W2344749970","https://openalex.org/W2516430887","https://openalex.org/W2536390129","https://openalex.org/W2576289559","https://openalex.org/W2584636165","https://openalex.org/W2611106620","https://openalex.org/W2612832860","https://openalex.org/W2622148586","https://openalex.org/W2622164283","https://openalex.org/W2738366405","https://openalex.org/W2758168304","https://openalex.org/W2770356900","https://openalex.org/W2775601482","https://openalex.org/W2786590101","https://openalex.org/W2801000640","https://openalex.org/W2885498757","https://openalex.org/W2903932107","https://openalex.org/W2933406884","https://openalex.org/W2949035626","https://openalex.org/W2951633375","https://openalex.org/W2964502576","https://openalex.org/W2969310970","https://openalex.org/W3099610822","https://openalex.org/W3102618228","https://openalex.org/W3207378573","https://openalex.org/W4230053922","https://openalex.org/W4254354095","https://openalex.org/W6657520370","https://openalex.org/W6681647240","https://openalex.org/W6682039383","https://openalex.org/W6732454798"],"related_works":["https://openalex.org/W2047684617","https://openalex.org/W1975698617","https://openalex.org/W2766165550","https://openalex.org/W1575240748","https://openalex.org/W2183575955","https://openalex.org/W2546565930","https://openalex.org/W2096506606","https://openalex.org/W2168550483","https://openalex.org/W4389371524","https://openalex.org/W4281569059"],"abstract_inverted_index":{"Packet":[0],"processing":[1,90],"performance":[2,14],"of":[3,15,26,43,69,80,199],"Network":[4],"Function":[5],"Virtualization":[6],"(NFV)-aware":[7],"environment":[8],"depends":[9],"on":[10,34,67],"the":[11,39,44,61,70,78,120,171,175,187,209],"memory":[12,35,94,126,151,176,200],"access":[13,36,95,161,177],"commercial-off-the-shelf":[16],"(COTS)":[17],"hardware":[18,72],"systems.":[19],"Table":[20,115],"lookup":[21],"is":[22],"a":[23,31,88,150],"typical":[24],"example":[25],"packet":[27,89],"processing,":[28],"which":[29,76],"has":[30],"significant":[32],"dependence":[33],"performance.":[37],"Thus,":[38],"on-chip":[40,99,145,162,212,218],"cache":[41,81],"memories":[42],"CPU":[45,158],"are":[46,117,128,142],"becoming":[47],"more":[48,50],"and":[49,103,136,182,185,192,204,215],"critical":[51],"for":[52],"many":[53],"high-performance":[54],"software":[55],"routers":[56],"or":[57],"switches.":[58],"Moreover,":[59],"in":[60,74,119,130,164],"carrier":[62],"network,":[63],"multiple":[64],"applications":[65],"run":[66],"top":[68],"same":[71],"system":[73],"parallel,":[75],"requires":[77],"capacity":[79],"memories.":[82],"In":[83],"this":[84],"paper,":[85],"we":[86],"propose":[87],"architecture":[91,173,210],"that":[92,125,156,170,216],"enhances":[93],"parallelism":[96],"by":[97,132,179,189],"combining":[98],"last-level-cache":[100],"(LLC)":[101],"slices":[102,147],"off-chip":[104,121],"interleaved":[105],"3":[106],"Dimensional":[107],"(3D)-stacked":[108],"Dynamic":[109],"Random":[110],"Access":[111],"Memory":[112],"(DRAM)":[113],"devices.":[114],"entries":[116,141],"stored":[118],"3D-stacked":[122],"DRAM,":[123],"so":[124,155],"requests":[127,201],"processed":[129],"parallel":[131],"using":[133],"bank":[134],"interleaving":[135],"channel":[137],"parallelism.":[138],"Also,":[139],"cached":[140],"distributed":[143],"to":[144,149,208],"LLC":[146,163,214],"according":[148],"address-based":[152],"hash":[153],"function":[154],"each":[157],"core":[159],"can":[160],"parallel.":[165],"The":[166],"evaluation":[167],"results":[168],"show":[169],"proposed":[172],"reduces":[174],"latency":[178],"62":[180],"%":[181,184,191,194,203],"12":[183],"increases":[186],"throughput":[188],"108":[190],"2":[193],"with":[195,211],"reducing":[196],"blocking":[197],"probability":[198],"96":[202],"50":[205],"%,":[206],"compared":[207],"shared":[213],"without":[217],"LLC,":[219],"respectively.":[220]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}