{"id":"https://openalex.org/W3009587797","doi":"https://doi.org/10.1109/access.2020.2978632","title":"An Optimized Frame-Driven Routing Algorithm for Reconfigurable SRAM-Based FPGAs","display_name":"An Optimized Frame-Driven Routing Algorithm for Reconfigurable SRAM-Based FPGAs","publication_year":2020,"publication_date":"2020-01-01","ids":{"openalex":"https://openalex.org/W3009587797","doi":"https://doi.org/10.1109/access.2020.2978632","mag":"3009587797"},"language":"en","primary_location":{"id":"doi:10.1109/access.2020.2978632","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2978632","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09025243.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09025243.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091713814","display_name":"Ludovica Bozzoli","orcid":"https://orcid.org/0000-0001-5099-9359"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ludovica Bozzoli","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5099-9359","affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Sterpone","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-3080-2560","affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.4721,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57289759,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"8","issue":null,"first_page":"116226","last_page":"116238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9343017339706421},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7696670293807983},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7184967994689941},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6499139070510864},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6163478493690491},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5874582529067993},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.577113926410675},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5681701302528381},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5452350974082947},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5089273452758789},{"id":"https://openalex.org/keywords/payload","display_name":"Payload (computing)","score":0.5035952925682068},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4557206332683563},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42878830432891846},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42671000957489014},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32779544591903687},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3256382346153259},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12244528532028198}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9343017339706421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7696670293807983},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7184967994689941},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6499139070510864},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6163478493690491},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5874582529067993},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.577113926410675},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5681701302528381},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5452350974082947},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5089273452758789},{"id":"https://openalex.org/C134066672","wikidata":"https://www.wikidata.org/wiki/Q1424639","display_name":"Payload (computing)","level":3,"score":0.5035952925682068},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4557206332683563},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42878830432891846},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42671000957489014},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32779544591903687},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3256382346153259},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12244528532028198},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2020.2978632","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2978632","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09025243.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:a23d2b8028464da2baf81140143b033a","is_oa":true,"landing_page_url":"https://doaj.org/article/a23d2b8028464da2baf81140143b033a","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 8, Pp 116226-116238 (2020)","raw_type":"article"},{"id":"pmh:oai:zenodo.org:139679","is_oa":true,"landing_page_url":"https://www.openaccessrepository.it/record/139679","pdf_url":null,"source":{"id":"https://openalex.org/S4306402478","display_name":"INFM-OAR (INFN Catania)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210116497","host_organization_name":"Istituto Nazionale di Fisica Nucleare, Sezione di Catania","host_organization_lineage":["https://openalex.org/I4210116497"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/access.2020.2978632","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2020.2978632","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8948470/09025243.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3009587797.pdf","grobid_xml":"https://content.openalex.org/works/W3009587797.grobid-xml"},"referenced_works_count":35,"referenced_works":["https://openalex.org/W118971886","https://openalex.org/W1802014972","https://openalex.org/W1983942558","https://openalex.org/W1984105700","https://openalex.org/W2025907248","https://openalex.org/W2061205755","https://openalex.org/W2062487815","https://openalex.org/W2080556528","https://openalex.org/W2086186542","https://openalex.org/W2090193813","https://openalex.org/W2096132155","https://openalex.org/W2096541820","https://openalex.org/W2099760530","https://openalex.org/W2107149094","https://openalex.org/W2110015159","https://openalex.org/W2115452265","https://openalex.org/W2124618076","https://openalex.org/W2126864610","https://openalex.org/W2144025757","https://openalex.org/W2144233431","https://openalex.org/W2144655684","https://openalex.org/W2146660095","https://openalex.org/W2152888085","https://openalex.org/W2160651385","https://openalex.org/W2162030729","https://openalex.org/W2170049777","https://openalex.org/W2612354329","https://openalex.org/W2756939253","https://openalex.org/W2759759333","https://openalex.org/W2795629694","https://openalex.org/W2945718655","https://openalex.org/W4240991951","https://openalex.org/W4249762274","https://openalex.org/W6604873386","https://openalex.org/W6762797195"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773","https://openalex.org/W2156641820","https://openalex.org/W2808484818","https://openalex.org/W1991847360"],"abstract_inverted_index":{"Reconfigurable":[0],"SRAM-based":[1],"Field":[2],"Programmable":[3],"Gate":[4],"Arrays":[5],"(FPGAs)":[6],"are":[7],"everyday":[8],"more":[9],"attractive":[10],"due":[11],"to":[12,28,51,56,86,100,119,144,195,199],"their":[13,106],"high":[14],"integration,":[15],"performance,":[16],"flexibility,":[17],"and":[18,43,97,172,177],"upgradability.":[19],"Run-time":[20],"reconfiguration":[21,73,129,192,201],"improves":[22],"the":[23,34,41,54,57,61,69,72,81,90,93,121,128,147,155,159,175,178,191],"reconfigurable":[24,64,103,124,132],"computing":[25],"paradigm":[26],"allowing":[27],"rewrite":[29],"just":[30],"a":[31,139,204],"portion":[32],"of":[33,63,71,83,95,123,131,149,169,207],"FPGA":[35],"configuration":[36,84,150],"memory":[37,151],"on-line.":[38],"This":[39],"enhances":[40],"flexibility":[42],"provides":[44],"opportunities":[45],"for":[46,180,203],"new":[47],"high-performing":[48],"architectures":[49,65,104],"able":[50,143],"adjust":[52],"in-flight":[53],"hardware":[55],"current":[58],"payload.":[59],"However,":[60],"performance":[62,107,122,176],"is":[66,78,136],"bounded":[67,79],"by":[68,80,126],"efficiency":[70],"procedure,":[74],"which":[75],"in":[76,89,154],"turn":[77],"amount":[82],"frames":[85,152],"be":[87],"rewritten":[88],"memory.":[91],"Furthermore,":[92],"lack":[94],"tools":[96],"design":[98],"software":[99],"implement":[101],"optimized":[102],"makes":[105],"less":[108],"efficient":[109],"than":[110],"expectation.":[111],"In":[112],"this":[113],"work,":[114],"we":[115,173],"propose":[116],"an":[117],"approach":[118,189],"enhance":[120],"systems":[125],"reducing":[127],"time":[130,193],"resources.":[133],"Our":[134],"method":[135],"based":[137],"on":[138,165],"frame-driven":[140],"routing":[141],"algorithm":[142,164],"drastically":[145],"reduce":[146],"number":[148],"used":[153],"design.":[156],"We":[157],"evaluate":[158],"optimization":[160],"achieved":[161],"with":[162,197],"our":[163,188],"several":[166],"benchmark":[167],"circuits":[168],"different":[170,181],"size":[171],"investigate":[174],"routability":[179],"placement":[182],"solutions.":[183],"Experimental":[184],"results":[185],"confirm":[186],"that":[187],"reduces":[190],"up":[194],"40%":[196],"respect":[198],"traditional":[200],"approaches":[202],"wide":[205],"range":[206],"circuits.":[208]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2020-03-13T00:00:00"}