{"id":"https://openalex.org/W2970164650","doi":"https://doi.org/10.1109/access.2019.2937922","title":"A Thomas Algorithm-Based Generic Approach for Modeling of Power Supply Induced Jitter in CMOS Buffers","display_name":"A Thomas Algorithm-Based Generic Approach for Modeling of Power Supply Induced Jitter in CMOS Buffers","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2970164650","doi":"https://doi.org/10.1109/access.2019.2937922","mag":"2970164650"},"language":"en","primary_location":{"id":"doi:10.1109/access.2019.2937922","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2937922","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08815750.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08815750.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083364512","display_name":"Jai Narayan Tripathi","orcid":"https://orcid.org/0000-0001-9109-2948"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jai Narayan Tripathi","raw_affiliation_strings":["STMicroelectronics, Greater Noida, India"],"raw_orcid":"https://orcid.org/0000-0001-9109-2948","affiliations":[{"raw_affiliation_string":"STMicroelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024712354","display_name":"Muhammed Suhail Illikkal","orcid":null},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Muhammed Suhail Illikkal","raw_affiliation_strings":["School of Computing and Electrical Engineering, IIT Mandi, Suran, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing and Electrical Engineering, IIT Mandi, Suran, India","institution_ids":["https://openalex.org/I9579091"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070274082","display_name":"Hitesh Shrimali","orcid":"https://orcid.org/0000-0003-2776-1005"},"institutions":[{"id":"https://openalex.org/I9579091","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34","country_code":"IN","type":"education","lineage":["https://openalex.org/I9579091"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hitesh Shrimali","raw_affiliation_strings":["School of Computing and Electrical Engineering, IIT Mandi, Suran, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing and Electrical Engineering, IIT Mandi, Suran, India","institution_ids":["https://openalex.org/I9579091"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084488994","display_name":"Ramachandra Achar","orcid":"https://orcid.org/0000-0002-2822-3674"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ramachandra Achar","raw_affiliation_strings":["Department of Electronics, Carleton University, Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I67031392"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.467,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.64622913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"7","issue":null,"first_page":"125240","last_page":"125252"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9254904985427856},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7806030511856079},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6665798425674438},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5852558016777039},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5833878517150879},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5544798970222473},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5444071292877197},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38094133138656616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1553771197795868},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.115837961435318},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08873426914215088}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9254904985427856},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7806030511856079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6665798425674438},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5852558016777039},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5833878517150879},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5544798970222473},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5444071292877197},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38094133138656616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1553771197795868},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.115837961435318},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08873426914215088},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2019.2937922","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2937922","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08815750.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:carleton.ca:26183","is_oa":true,"landing_page_url":"https://ir.library.carleton.ca/pub/26183","pdf_url":null,"source":{"id":"https://openalex.org/S4306402514","display_name":"Carleton University's Institutional Repository (MacOdrum Library, Carleton University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access vol. 7, pp. 125240-125252","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:doaj.org/article:a918c943b9044f8aa3bb9f71bc12b062","is_oa":true,"landing_page_url":"https://doaj.org/article/a918c943b9044f8aa3bb9f71bc12b062","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 7, Pp 125240-125252 (2019)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2019.2937922","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2937922","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08815750.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323448","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152"},{"id":"https://openalex.org/F4320326797","display_name":"Indian Institute of Technology Mandi","ror":"https://ror.org/05r9r2f34"},{"id":"https://openalex.org/F4320330011","display_name":"Indian Institute of Technology (BHU) Varanasi","ror":null},{"id":"https://openalex.org/F4320330597","display_name":"Indraprastha Institute of Information Technology, Delhi","ror":"https://ror.org/03vfp4g33"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2970164650.pdf","grobid_xml":"https://content.openalex.org/works/W2970164650.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W194838093","https://openalex.org/W1566916904","https://openalex.org/W1658809881","https://openalex.org/W1993669503","https://openalex.org/W1999486226","https://openalex.org/W2022457171","https://openalex.org/W2088115909","https://openalex.org/W2101929352","https://openalex.org/W2105798314","https://openalex.org/W2109288479","https://openalex.org/W2110836823","https://openalex.org/W2294646927","https://openalex.org/W2325223182","https://openalex.org/W2423382738","https://openalex.org/W2543638875","https://openalex.org/W2732841385","https://openalex.org/W2737659977","https://openalex.org/W2765383324","https://openalex.org/W2766705804","https://openalex.org/W2767103410","https://openalex.org/W2767693145","https://openalex.org/W2791757323","https://openalex.org/W2800248381","https://openalex.org/W2901213684","https://openalex.org/W2944826817","https://openalex.org/W2965358847","https://openalex.org/W3150017234"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W3095633856","https://openalex.org/W2109445684"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"efficient":[4],"and":[5,38,64,72,77,102],"generic":[6],"method":[7],"for":[8,51,66,86],"analysis":[9,47],"of":[10,19,54,57,70,80,89,91],"power":[11],"supply":[12],"induced":[13],"jitter":[14],"(PSIJ)":[15],"in":[16,96],"a":[17],"chain":[18,90],"CMOS":[20],"inverters":[21,58,92],"as":[22,24,59,61,94],"well":[23,60],"tapered":[25,62],"buffers":[26,95],"due":[27],"to":[28],"multiple":[29],"deterministic":[30],"noise":[31,37],"sources.":[32],"Generalised":[33],"semi-analytical":[34],"relations":[35],"between":[36],"PSIJ":[39],"are":[40],"developed":[41],"using":[42],"Thomas":[43],"algorithm.":[44],"The":[45,75],"proposed":[46,82],"can":[48],"be":[49],"used":[50],"both":[52],"cases":[53],"same":[55],"size":[56],"buffers,":[63],"also":[65],"considering":[67],"the":[68,78,81],"effect":[69],"on-chip":[71],"off-chip":[73],"interconnects.":[74],"validity":[76],"efficiency":[79],"modeling":[83],"is":[84],"demonstrated":[85],"various":[87],"applications":[88],"such":[93],"clock":[97],"distribution,":[98],"delay":[99],"locked":[100],"loops":[101],"I/Os,":[103],"etc.":[104]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}